

OC-12/STM-4, QUAD OC-3/STM-1 POS/ATM FRAMER WITH INTEGRATED CDR'S

MARCH 2002 REV. P1.0.0

GENERAL DESCRIPTION

The XRT95L34 is an OC-12/STM-4, Quad OC-3/STM-1 POS/ATM Framer with integrated CDR's. ATM direct mapping and cell delineation are supported, so are packets (PPP) over SONET for POS mapping and frame processing. The XRT95L34 contains an integral SONET framer which provides framing and error accumulation in accordance with ANSI/ITU-T specifications. The configuration of this device is through internal registers accessible via an 8-bit parallel, memory mapped, microprocessor interface.

APPLICATIONS

- Edge and WAN ATM Switches
- · IP Routers, Packet Switches and Hubs
- Multi-protocol Switches

FEATURES

- A single chip solution for ATM UNI and packet over SONET
- Provides the highest level of protection switching flexibility for up to 1:14 protected OC-3/STM-1 ports.
- Provides quad serial OC-3/STM-1 interfaces with integrated CDR, compatible with industry standard optical modules.
- Provides serial OC-12/STM-4 interfaces with integrated CDR, compatible with industry standard optical modules.
- Supports the mappings for any standard combination of STS-12c/AU-4c or STS-3c/AU4.
- Provides four 8-bit busses on the line side running at 19.44 MHz to connect OC-12 framers through a parallel interface or aggregate four low speed OC-3 devices into an OC-12 line.
- Supports both SONET and SDH on all interfaces.
 SONET/SDH is programmable per interface.
- Terminates Section Overhead, Line Overhead and STS-Path Overhead on 4xOC-3, 1xOC-12 interfaces. Supports performance monitoring and alarms required by GR.253, G.707 and ANSI T1.105.
- Provides SONET frame scrambling and de-scrambling.
- Supports 50 msecond APS by monitoring and filtering K1 and K2 bytes as required by the standards.
- Offers differential line interfaces.

- Offers multiple microprocessor compatible interface
 Intel, Motorola, PowerPC, Mips.
- Provides 8/16-bit data UTOPIA level II Interface and POS interface.
- · Includes ATM cell or PPP packet Mapping.
- Single +3.3V power supply with +5V input tolerance.

SONET TRANSMITTER

- Performs standard OC-3c/STM-1c transmit processing.
- Conforms to ITU-T I.432, ANSI T1.105, and Bellcore-253.

SONET RECEIVER

- Performs standard STS-12/STS-3c/STM-1c receive processing.
- Conforms to ITU-T I.432, ANSI T1.105, and Bellcore-253.

HIGH SPEED INTERFACE

- Quad serial OC-3/STM-1 PECL interfaces with integrated CDR, compatible with industry standard optical modules.
- Single serial OC-12/STM-4 PECL interface with integrated CDR, compatible with industry standard optical modules.

LOW SPEED INTERFACE


- Complies with ATM forum Utopia Level 2 Specification
- Supports 8/16-bit 50MHz transmit and receive interface.
- Provides up to total 16 cell buffers for transmit and receive.

MICROPROCESSOR INTERFACE

- Supports standard 8-bit micro-controllers with Intel or Motorola style interfaces.
- .33 MHz read and write access.
- · Provides burst bus transfers.
- Provides DMA controller interface for OAM buffer interface.
- Separated and multiplexed data/address bus.
- Both write-clear and reset-upon-read for control of status registers.
- Provides interrupts for alarm processing.




FIGURE 1. BLOCK DIAGRAM OF THE XRT95L34



XRT95L34 POS/ATM APPLICATIONS

FIGURE 2. MULTI-PROTOCOL ROUTER APPLICATION




X EXAR

REV. P1.0.0

ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT95L34IV	584 Ball TBGA	-40°C to +85°C

PACKAGE OUTLINE DRAWING



	INCHES		MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX
Α	0.057	0.065	1.45	1.65
A1	0.024	0.028	0.60	0.70
A2	0.033	0.037	0.85	0.95
D	1.469	1.484	37.30	37.70
D1	1.400 BSC		35.56 BSC	
р	0.026	0.033	0.65	0.85
е	0.050 BSC		1.27 BSC	
Р	0.006	0.012	0.15	0.30



XRT95L34 PRELIMINARY

OC-12/STM-4, QUAD OC-3/STM-1 POS/ATM FRAMER WITH INTEGRATED CDR'S REV. P1.0.0

REVISIONS

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2002 EXAR Corporation

Datasheet March 2002.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.