8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89160/160A Series

MB89161/163/165/P165/PV160
MB89161A/163A/165A/W165

■ DESCRIPTION

The MB89160 series is a line of the general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as an LCD controller/driver, an A/D converter, timers, a serial interface, PWM timers, and external interrupts.

■ FEATURES

- F²MC-8L family CPU core
- Dual-clock control system
- Maximum memory size: 16-Kbyte ROM, 512-byte RAM (max.)
- Minimum execution time: 0.95 μs/4.2 MHz
- I/O ports: max. 54 channels
- 21-bit time-base counter
- 8/16-bit timer/counter: 2 or 1 channels
- 8-bit serial I/O: 1 channel
- External interrupts (wake-up function): Four channels with edge selection plus eight level-interrupt channels
- 8-bit A/D converter: 8 channels
- 8-bit PWM timers: 2 channels
- Watch prescaler (15 bits)
- LCD controller/driver: 24 segments × 4 commons (max. 96 pixels)
- LCD driving reference voltage generator and booster (option)
- Remote control transmission output
- Buzzer output
- Power-on reset function (option)
- Low-power consumption modes (stop, sleep, and watch mode)
- CMOS technology

■ **PACKAGE**

80-pin Plastic SQFP

(FTP-80P-M05)

80-pin Plastic QFP

(FTP-80P-M06)

80-pin Plastic QFP

(FTP-80P-M11)

80-pin Ceramic QFP

(FTP-80C-A02)

80-pin Ceramic MQFP

(MQP-80C-P01)

■ PRODUCT LINEUP

Part number / Parameter	MB89161/ MB89161A[*1]	MB89163/ MB89163A[*1]	MB89165/ MB89165A[*1]	MB89P165	MB89W165	MB89PV160
Classification	Mass production products (mask ROM products)			One-time PROM product	EPROM product	Piggyback/ evaluation product (for development)
ROM size	4 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal PROM, programming with general-purpose EPROM programmer)		32 K × 8 bits (external ROM)
RAM size	128 × 8 bits	256 × 8 bits	512 × 8 bits			
CPU functions	Number of instructions: 136 Instruction bit length: 8 bits Instruction length: 1 to 3 bytes Data bit length: 1, 8,16 bits Minimum execution time: 0.95 μs/4.2 MHz Interrupt processing time: 9 μs/4.2 MHz					
Ports	I/O port (N-ch open-drain): 8 (6 ports also serve as peripherals, 3 ports are a heavy-current drive type.) Output ports (N-ch open-drain): 28 (16 ports also serve as segment pins, 2 ports serve as booster capacitor connection pins, 2 ports serve as common pins.)[*3] (8 ports also serve as an A/D input) I/O ports (CMOS): 16 (12 ports also serve as an external interrupt) Output ports (CMOS): 2 (Also serve as peripherals) Total: 54 (max.)					
Timer/counter	8-bit timer operation (toggled output capable, operating clock cycle 1.9 μs to 486 μs) 16-bit timer operation (toggled output capable, operating clock cycle 1.9 μs to 486 μs)					
Serial I/O	8 bits LSB first/MSB first selectability One clock selectable from four operation clocks (one external shift clock, three internal shift clocks: 1.9 μs, 7.6 μs, 30.4 μs)					
LCD controller/driver	Common output: 4 (max.) Segment output: 24 (max.) [*3] Bias power supply pins: 4 LCD display RAM size: 24 × 4 bits Booster for LCD driving: Built-in (product with a booster)[*3] Dividing resistor for LCD driving: Built-in (an external resistor selectability)					Without a booster for LCD driving
A/D converter	8-bit resolution × 8 channels A/D conversion mode (conversion time 43 μs/4.2 MHz (44 instruction cycles)) Sense mode (conversion time 11.9 μs/4.2 MHz) Continuous activation by an internal timer capable Reference voltage input					

(Continued)

(Continued)

Part number / Parameter	MB89161/ MB89161A[*1]	MB89163/ MB89163A[*1]	MB89165/ MB89165A[*1]	MB89P165	MB89W165	MB89PV160
PWM timer 1, PWM timer 2	8 bits × 2 channels 8-bit reload timer operation (toggled output capable, operating clock cycle: 0.95 μs to 124 ms) 8-bit resolution PWM operation (conversion cycle: 243 μs to 32 s)					
External interrupt 1 (wake-up function)	4 independent channels (edge selectability) Rising edge/falling edge selectability Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)					
External interrupt 2	"L" level interrupts × 8 channels					
Buzzer output	1 (7 frequencies are selectable by the software.)					
Remote control transmission output	1 (Pulse width and cycle are software selectable.)					
Standby modes	Subclock mode, sleep mode, stop mode, and watch mode					
Process	CMOS					
Operating voltage[*2]	2.2 V to 6.0 V (single clock)/ 2.2 V to 4.0 V (dual clock)			2.7 V to 6.0 V		
EPROM for use						MBM27C256A-20TV

*1: Products with an internal booster.

*2: Varies with conditions such as the operating frequency. (The operating voltage of the A/D converter is assured separately. See section "■ Electrical Characteristics.")

*3: See section "■ Mask Options."

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89161 MB89161A	MB89163 MB89163A	MB89165 MB89165A	MB89PW165	MB89W165	MB89PV160
FPT-80P-M05	○	○	○	○	×	×
FPT-80P-M06	○	○	○	○	×	×
FPT-80P-M11	○	○	○	○	×	×
MQP-80C-P01	×	×	×	×	○	×
FPT-80C-A02	×	×	×	×	×	○

○ : Available   × : Not available

Note: For more information about each package, see section "■ Package Dimensions."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

• On the MB89161/A and MB89163/A, the upper half of each register bank cannot be used.

• The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

• In the case of the MB89PV160, add the current consumed by the EPROM which is connected to the top socket.

• When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in the sleep/stop modes is the same. (For more information, see section "■ Electrical Characteristics.")

3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section "■ Mask Options."

Take particular care on the following points:

• A pull-up resistor cannot be set for P20 to P27 on the MB89P165.

• A pull-up resistor is not selectable for P40 to P47 and P60 to P67 if they are used as LCD pins.

• Options are fixed on the MB89PV160.

■ PIN ASSIGNMENT

(Top view)

Top pins (80–61):
P45/SEG21*7, P44/SEG20*7, P43/SEG19*6, P42/SEG18*6, P41/SEG17*6, P40/SEG16*6, P67/SEG15*5, P66/SEG14*5, P65/SEG13*5, P64/SEG12*5, P63/SEG11*4, P62/SEG10*4, P61/SEG9*4, P60/SEG8*4, SEG7, SEG6, SEG5, SEG4, SEG3, SEG2

Left pins (1–20):
1	P46/SEG22*7
2	P47/SEG23*7
3	AVss
4	AVR
5	AVcc
6	P50/AN0
7	P51/AN1
8	P52/AN2
9	P53/AN3
10	P54/AN4
11	P55/AN5
12	P56/AN6
13	Vss
14	P57/AN7
15	X1
16	X0
17	MOD1
18	MOD0
19	RST
20	P00/INT20

Right pins (60–41):
60	SEG1
59	SEG0
58	P71/COM3*8
57	P70/COM2*8
56	COM1
55	COM0
54	V3
53	Vcc
52	V2
51	V1
50	V0
49	P33*2/C0*1
48	P32*2/C1*1
47	P31/PWM1
46	P30/RCO/BUZ
45	X1A
44	X0A
43	P27/PWM2*3
42	P26*3
41	P25/SCK

Bottom pins (21–40):
P01/INT21, P02/INT22, P03/INT23, P04/INT24, P05/INT25, P06/INT26, P07/INT27, P10/INT10, P11/INT11, P12/INT12, P13/INT13, P14, P15, P16, P17, P20/EC, P21*3, P22/TO, P23/SI, P24/SO

(FPT-80P-M11)

*1: For products with a booster circuit
*2: For products without a booster circuit
*3: N-ch open-drain heavy-current drive type
*4 to *7: Selected using the mask option (in units of 4 pins)
*8: Selected using the mask option (in units of 2 pins)

Note: For more information on mask option combinations of *4 to *8, see section "■ Mask Options."

(Top view)

Top pins (left to right, 80–65):
P43/SEG19*6, P42/SEG18*6, P41/SEG17*6, P40/SEG16*6, P67/SEG15*5, P66/SEG14*5, P65/SEG13*5, P64/SEG12*5, P63/SEG11*4, P62/SEG10*4, P61/SEG9*4, P60/SEG8*4, SEG7, SEG6, SEG5, SEG4

Left pins (1–24):

Pin	Name
1	P44/SEG20*7
2	P45/SEG21*7
3	P46/SEG22*7
4	P47/SEG23*7
5	AVss
6	AVR
7	AVcc
8	P50/AN0
9	P51/AN1
10	P52/AN2
11	P53/AN3
12	P54/AN4
13	P55/AN5
14	P56/AN6
15	Vss
16	P57/AN7
17	X1
18	X0
19	MOD1
20	MOD0
21	RST
22	P00/INT20
23	P01/INT21
24	P02/INT22

Right pins (64–41):

Pin	Name
64	SEG3
63	SEG2
62	SEG1
61	SEG0
60	P71/COM3*8
59	P70/COM2*8
58	COM1
57	COM0
56	V3
55	Vcc
54	V2
53	V1
52	V0
51	P33*2/C0*1
50	P32*2/C1*1
49	P31/PWM1
48	P30/RCO/BUZ
47	X1A
46	X0A
45	P27/PWM2*3
44	P26*3
43	P25/SCK
42	P24/SO
41	P23/SI

Bottom pins (left to right, 25–40):
P03/INT23 (25), P04/INT24 (26), P05/INT25 (27), P06/INT26 (28), P07/INT27 (29), P10/INT10 (30), P11/INT11 (31), P12/INT12 (32), P13/INT13 (33), P14 (34), P15 (35), P16 (36), P17 (37), P20/EC (38), P21*3 (39), P22/TO (40)

(FPT-80P-M06)
(FPT-80C-A02)

*1: For products with a booster circuit
*2: For products without a booster circuit
*3: N-ch open-drain heavy-current drive type
*4 to *7: Selected using the mask option (in units of 4 pins)
*8: Selected using the mask option (in units of 2 pins)

Note: For more information on mask option combinations of *4 to *8, see section "■ Mask Options."

7

(Top view)

Left side pins (1-20):

Pin	Name
1	P46/SEG22*7
2	P47/SEG23*7
3	AVss
4	AVR
5	AVcc
6	P50/AN0
7	P51/AN1
8	P52/AN2
9	P53/AN3
10	P54/AN4
11	P55/AN5
12	P56/AN6
13	Vss
14	P57/AN7
15	X1
16	X0
17	MOD1
18	MOD0
19	RST
20	P00/INT20

Right side pins (41-60):

Pin	Name
60	SEG1
59	SEG0
58	P71/COM3*8
57	P70/COM2*8
56	COM1
55	COM0
54	V3
53	Vcc
52	V2
51	V1
50	V0
49	P33*2/C0*1
48	P32*2/C1*1
47	P31/PWM1
46	P30/RCO/BUZ
45	X1A
44	X0A
43	P27/PWM2*3
42	P26*3
41	P25/SCK

Top pins (80-61):

Pin	Name
80	P45/SEG21*7
79	P44/SEG20*7
78	P43/SEG19*6
77	P42/SEG18*6
76	P41/SEG17*6
75	P40/SEG16*6
74	P67/SEG15*5
73	P66/SEG14*5
72	P65/SEG13*5
71	P64/SEG12*5
70	P63/SEG11*4
69	P62/SEG10*4
68	P61/SEG9*4
67	P60/SEG8*4
66	SEG7
65	SEG6
64	SEG5
63	SEG4
62	SEG3
61	SEG2

Bottom pins (21-40):

Pin	Name
21	P01/INT21
22	P02/INT22
23	P03/INT23
24	P04/INT24
25	P05/INT25
26	P06/INT26
27	P07/INT27
28	P10/INT10
29	P11/INT11
30	P12/INT12
31	P13/INT13
32	P14
33	P15
34	P16
35	P17
36	P20/EC
37	P21*3
38	P22/TO
39	P23/SI
40	P24/SO

(FPT-80P-M05)

*1: For products with a booster circuit
*2: For products without a booster circuit
*3: N-ch open-drain heavy-current drive type
*4 to *7: Selected using the mask option (in units of 4 pins)
*8: Selected using the mask option (in units of 2 pins)

Note: For more information on mask option combinations of *4 to *8, see section "■ Mask Options."

(Top view)

(MQP-80C-P01)

*1: For products with a booster circuit
*2: For products without a booster circuit
*3: N-ch open-drain heavy-current drive type
*4 to *7: Selected using the mask option (in units of 4 pins)
*8: Selected using the mask option (in units of 2 pins)

Note: For more information on mask option combinations of *4 to *8, see section "■ Mask Options."

- **Pin assignment on package top (MB89PV160 only)**

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
81	N.C.	89	A2	97	N.C.	105	$\overline{OE}$
82	V_{PP}	90	A1	98	O4	106	N.C.
83	A12	91	A0	99	O5	107	A11
84	A7	92	N.C.	100	O6	108	A9
85	A6	93	O1	101	O7	109	A8
86	A5	94	O2	102	O8	110	A13
87	A4	95	O3	103	$\overline{CE}$	111	A14
88	A3	96	V_{SS}	104	A10	112	V_{CC}

N.C.: Internally connected. Do not use.

MB89160/160A Series

■ PIN DESCRIPTION

Pin no.		Pin name	Circuit type	Function
SQFP[*1] QFP[*2]	MQFP[*3] QFP[*4]			
16	18	X0	A	Main clock crystal oscillator pins CR oscillation selectability (mask products only)
15	17	X1		
18	20	MOD0	C	Operating mode selection pins Connect directly to Vss.
17	19	MOD1		
19	21	$\overline{\text{RST}}$	D	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".
20 to 27	22 to 29	P00/INT20 to P07/INT27	E	General-purpose I/O ports Also serve as an external interrupt 2 input (wake-up function). External interrupt 2 input is hysteresis input.
28 to 31	30 to 33	P10/INT10 to P13/INT13	E	General-purpose I/O ports Also serve as an external interrupt 1 input. External interrupt 1 input is hysteresis input.
32 to 35	34 to 37	P14 to P17	F	General-purpose I/O ports
36	38	P20/EC	H	N-ch open-drain general-purpose I/O port Also serves as the external clock input for the timer. The peripheral is a hysteresis input type.
37	39	P21	I	N-ch open-drain general-purpose I/O port
38	40	P22/TO	I	N-ch open-drain general-purpose I/O port Also serves as a timer output.
39	41	P23/SI	H	N-ch open-drain general-purpose I/O port Also serves as the data input for the serial I/O. The peripheral is a hysteresis input type.
40	42	P24/SO	I	N-ch open-drain general-purpose I/O port Also serves as the data output for the serial I/O.
41	43	P25/SCK	H	N-ch open-drain general-purpose I/O port Also serves as the clock I/O for the serial I/O. The peripheral is a hysteresis input type.
42	44	P26	I	N-ch open-drain general-purpose I/O port
43	45	P27/PWM2	I	N-ch open-drain general-purpose I/O port Also serves as the square wave or PWM wave output for the 8-bit PWM timer 2.
49	51	P33	J	Functions as an N-ch open-drain general-purpose output port only in the products without a booster.
		C0	—	Functions as a capacitor connection pin in the products with a booster.

*1: FPT-80P-M05
*2: FPT-80P-M11
*3: MQP-80C-P01
*4: FPT-80P-M06

(Continued)

10

(Continued)

Pin no.		Pin name	Circuit type	Function
SQFP[*1] QFP[*2]	MQFP[*3] QFP[*4]			
48	50	P32	J	Functions as an N-ch open-drain general-purpose output port only in the products without a booster.
		C1	—	Functions as a capacitor connection pin in the products with a booster.
47	49	P31/PWM1	G	General-purpose output-only port Also serves as the square wave or PWM wave output for the 8-bit PWM timer 1.
46	48	P30/RCO/BUZ	G	General-purpose output-only port Also serves as a buzzer output and a remote control transmission frequency output.
14, 12 to 6	16, 14 to 8	P57/AN7 to P50/AN0	L	N-ch open-drain general-purpose output ports Also serve as an analog input.
2, 1, 80 to 75	4 to 1 80 to 77	P47/SEG23 to P40/SEG16	J/K	N-ch open-drain general-purpose output ports Also serve as an LCD controller/driver segment output. Switching between port and segment output is done by the mask option.
74 to 67	76 to 69	P67/SEG15 to P60/SEG8	J/K	
66 to 59	68 to 61	SEG7 to SEG0	K	LCD controller/driver segment output pins
58, 57	60, 59	P71/COM3, P70/COM2	J/K	N-ch open-drain general-purpose output ports Also serve as an LCD controller/driver common output. Switching between port and common output is done by the mask option.
56, 55	58, 57	COM1, COM0	K	LCD controller/driver common output-only pins
54, 52 to 50	56, 54 to 52	V3, V2 to V0	—	LCD driving power supply pins
44	46	X0A	B	Subclock crystal oscillator pins (32.768 KHz)
45	47	X1A		
53	55	V_{CC}	—	Power supply pin
13	15	V_{SS}	—	Power supply (GND) pin
5	7	AV_{SS}	—	A/D converter power supply pin Use this pin at the same voltage as V_{CC}.
4	6	AVR	—	A/D converter reference voltage input pin
3	5	AV_{SS}	—	A/D converter power supply pin Use this pin at the same voltage as V_{SS}.

*1: FPT-80P-M05
*2: FPT-80P-M11
*3: MQP-80C-P01
*4: FPT-80P-M06

• **External EPROM pins (MB89PV160 only)**

Pin no.	Pin name	I/O	Function
82	V$_{PP}$	O	"H" level output pin
83 84 85 86 87 88 89 90 91	A12 A7 A6 A5 A4 A3 A2 A1 A0	O	Address output pins
93 94 95	O1 O2 O3	I	Data input pins
96	V$_{SS}$	O	Power supply (GND) pin
98 99 100 101 102	O4 O5 O6 O7 O8	I	Data input pins
103	$\overline{CE}$	O	ROM chip enable pin Outputs "H" during standby.
104	A10	O	Address output pin
105	$\overline{OE}$	O	ROM output enable pin Outputs "L" at all times.
107 108 109	A11 A9 A8	O	Address output pins
110	A13	O	
111	A14	O	
112	V$_{CC}$	O	EPROM power supply pin
81 92 97 106	N.C.	—	Internally connected pins Be sure to leave them open.

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	X1, X0, Standby control signal	Main clock • At an oscillation feedback resistor of approximately 1 MΩ/5.0 V • CR oscillation is selectable (MB8916X/A only).
B	X1A, X0A, Standby control signal	Subclock • At an oscillation feedback resistor of approximately 4.5 MΩ/5.0 V
C		
D	R, P-ch, N-ch	• At an output pull-up resistor of approximately 50 kΩ/5.0 V • Hysteresis input
E	R, P-ch, N-ch, Port, Peripheral	• CMOS I/O • The peripheral is a hysteresis input type. • Pull-up resistor optional (Not available on the MB89PV160.)

(Continued)

(Continued)

Type	Circuit	Remarks
F		• CMOS I/O • Pull-up resistor optional (Not available on the MB89PV160)
G		• CMOS output • P-ch output is a heavy-current drive type.
H		• N-ch open-drain I/O • CMOS input • The peripheral is a hysteresis input type. • P21, P26, and P27 are a heavy-current drive type. • Pull-up resistor optional (Not available on the MB89P165/A, MB89W165/A and MB89PV160)
I		• N-ch open-drain output • CMOS input • Pull-up resistor optional (Not available on the MB89P165/A, MB89W165/A and MB89PV160)
J		• N-ch open-drain output • Pull-up resistor optional (Not available on the MB89P165/A, MB89W165/A and MB89PV160) • P32 and P33 are not provided with a pull-up resistor.

(Continued)

(Continued)

Type	Circuit	Remarks
K		• LCD controller/driver segment output
L		• N-ch open-drain output • Analog input • Pull-up resistor optional (Not available on the MB89PV160)

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on " 1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between V_{CC} to V_{SS}.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AV_{CC} and AVR) and analog input from exceeding the digital power supply (V_{CC}) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $AV_{CC} = DAVC = V_{CC}$ and $AV_{SS} = AVR = V_{SS}$ even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pin

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

## ■ PROGRAMMING TO THE EPROM ON THE MB89P165

The MB89P165 is an OTPROM version of the MB89160 series.

1. Features

- 32-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in each mode such as 32-Kbyte PROM, option area is diagrammed below.

3. Programming to the EPROM

In EPROM mode, the MB89P165 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating area for a single chip is 16 Kbyte (C000$_H$ to FFFF$_H$) the PROM can be programmed as follows:

- **Programming procedure**
(1) Set the EPROM programmer to the MBM27C256A.

(2) Load program into the EPROM programmer at 4000$_H$ to 7FFF$_H$.
(Note that addresses C000$_H$ to FFFF$_H$ while operating as a single chip assign to 4000$_H$ to 7FFF$_H$ in EPROM mode.)
Load option data into address 3FF0$_H$ to 3FF5$_H$ of the EPROM programmer.
(For information about each corresponding option, see "8. Setting OTPROM Options.")

(3) Program with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.

```
        ┌─────────────────────┐
        │   Program, verify   │
        └─────────────────────┘
                  │
                  ▼
        ┌─────────────────────┐
        │       Aging         │
        │  +150°C, 48 Hrs.    │
        └─────────────────────┘
                  │
                  ▼
        ┌─────────────────────┐
        │  Data verification  │
        └─────────────────────┘
                  │
                  ▼
        (      Assembly       )
```

5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Adapter Socket

Package	Compatible adapter socket
FPT-80P-M05	ROM-80SQF-28DP-8L
FPT-80P-M06	ROM-80QF-28DP-8L3
FPT-80P-M11	ROM-80QF2-28DP-8L2

7. Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W-seconds/cm^2 is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000 μW/cm$_2$ for 15 to 21 minutes. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

8. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming value at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

- **OTPROM option bit map**

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3FF0H	Vacancy Readable	Vacancy Readable	Oscillation stabilization time		Vacancy Readable	Reset pin output 1: Yes 0: No	Clock mode selection 1: Dual clock 0: Single clock	Power-on reset 1: Yes 0: No
3FF0H			WTM1	WTM0 See section "■ Mask Option."				
3FF1H	P07 Pull-up 1: No 0: Yes	P06 Pull-up 1: No 0: Yes	P05 Pull-up 1: No 0: Yes	P04 Pull-up 1: No 0: Yes	P03 Pull-up 1: No 0: Yes	P02 Pull-up 1: No 0: Yes	P01 Pull-up 1: No 0: Yes	P00 Pull-up 1: No 0: Yes
3FF2H	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	P13 Pull-up 1: No 0: Yes	P12 Pull-up 1: No 0: Yes	P11 Pull-up 1: No 0: Yes	P10 Pull-up 1: No 0: Yes
3FF3H	P57 Pull-up 1: No 0: Yes	P56 Pull-up 1: No 0: Yes	P55 Pull-up 1: No 0: Yes	P54 Pull-up 1: No 0: Yes	P53 Pull-up 1: No 0: Yes	P52 Pull-up 1: No 0: Yes	P51 Pull-up 1: No 0: Yes	P50 Pull-up 1: No 0: Yes
3FF4H	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable
3FF5H	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable

Notes: • Set each bit to 1 to erase.
- Do not write 0 to the vacant bit.
  The read value of the vacant bit is 1, unless 0 is written to it.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV

2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

3. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.

4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256A.

(2) Load program data into the EPROM programmer at 0000_H to $7FFF_H$.

(3) Program to 0000_H to $7FFF_H$ with the EPROM programmer.

■ BLOCK DIAGRAM

*1: Selected by mask option
*2: Used as ports without a reference voltage generator and booster
*3: Functions selected by mask option. (For information on selecting procedure, see section "■ Mask Options.")
*4: Heavy-current drive type

■ CPU CORE

1. Memory Space

The microcontrollers of the MB89160 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89160 series is structured as illustrated below.

Memory Space

MB89PV160	MB89161/A	MB89163/A	MB89165/A MB89P165
0000H I/O	0000H I/O	0000H I/O	0000H I/O
0080H	0080H	0080H	0080H
	Not available		
	00C0H		
RAM 256 B	RAM 128 B	RAM 256 B	RAM 512 B
0100H Register	0100H Register 0140H	0100H Register	0100H Register
0200H		0180H	0200H
0280H Not available	Not available	Not available	0280H Not available
8000H		E000H	C000H
External ROM 32 KB	F000H ROM 4 KB	ROM 8 KB	ROM 16 KB
FFFFH	FFFFH	FFFFH	FFFFH

2. Registers

The F^{2}MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC):   A 16-bit register for indicating instruction storage positions

Accumulator (A):   A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 18-bit data processing instruction, the lower byte is used.

Index register (IX):   A 16-bit register for index modification

Extra pointer (EP):   A 16-bit pointer for indicating a memory address

Stack pointer (SP):   A 16-bit register for indicating a stack area

Program status (PS):   A 16-bit register for storing a register pointer, a condition code

		Initial value
←——— 16 bits ———→		
PC	: Program counter	FFFD$_H$
A	: Accumulator	Undefined
T	: Temporary accumulator	Undefined
IX	: Index register	Undefined
EP	: Extra pointer	Undefined
SP	: Stack pointer	Undefined
PS	: Program status	I-flag = 0, IL1, 0 = 11 Other bits are undefined.

The PS can further be divide into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

Structure of the Program Status Register

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PS			RP			Vacancy	Vacancy	Vacancy	H	I	IL1, 0		N	Z	V	C

RP ———————————— CCR

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

Rule for Conversion of Actual Addresses of the General-purpose Register Area

								RP					Lower OP codes		
"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	R1	R0	b2	b1	b0
↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓

Generated addresses: A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1		↑
1	0	2	↓
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.

V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 16 banks can be used on the MB89163 (RAM 256 × 8 bits), and a total of 32 banks can be used on the MB89165 (RAM 256 × 8 bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.

Register Bank Configuraiton

This address = $0100_H + 8 \times (RP)$

R 0
R 1
R 2
R 3
R 4
R 5
R 6
R 7

16 banks (MB89163)
32 banks (MB89165)

Memory area

■ I/O MAP

Address	Read/write	Register name	Register description
00H	(R/W)	PDR0	Port 0 data register
01H	(W)	DDR0	Port 0 data direction register
02H	(R/W)	PDR1	Port 1 data register
03H	(W)	DDR1	Port 1 data direction register
04H	(R/W)	PDR2	Port 2 data register
05H	(W)	DDR2	Port 2 data direction register
06H			Vacancy
07H	(R/W)	SYCC	System clock control register
08H	(R/W)	STBC	Standby control register
09H	(R/W)	WDTE	Watchdog timer control register
0AH	(R/W)	TBTC	Time-base timer control register
0BH	(R/W)	WPCR	Watch prescaler control register
0CH	(R/W)	PDR3	Port 3 data register
0DH			Vacancy
0EH	(R/W)	PDR4	Port 4 data register
0FH	(R/W)	PDR5	Port 5 data register
10H	(R/W)	BUZR	Buzzer register
11H			Vacancy
12H	(R/W)	PDR6	Port 6 data register
13H	(R/W)	PDR7	Port 7 data register
14H	(R/W)	RCR1	Remote control transmission register 1
15H	(R/W)	RCR2	Remote control transmission register 2
16H			Vacancy
17H			Vacancy
18H	(R/W)	T2CR	Timer 2 control register
19H	(R/W)	T1CR	Timer 1 control register
1AH	(R/W)	T2DR	Timer 2 data register
1BH	(R/W)	T1DR	Timer 1 data register
1CH	(R/W)	SMR	Serial mode register
1DH	(R/W)	SDR	Serial data register
1EH	(R/W)	CNTR1	PWM 1 control register
1FH	(W)	COMP1	PWM 1 compare register

(Continued)

Address	Read/write	Register name	Register description
20$_H$	(R/W)	CNTR2	PWM 2 control register
21$_H$	(W)	COMP2	PWM 2 compare register
22$_H$ to 2C$_H$			Vacancy
2D$_H$	(R/W)	ADC1	A/D converter control register 1
2E$_H$	(R/W)	ADC2	A/D converter control register 2
2F$_H$	(R/W)	ADCD	A/D converter data register
30$_H$	(R/W)	EIE1	External interrupt 1 enable register 1
31$_H$	(R/W)	EIF1	External interrupt 1 flag register 1
32$_H$	(R/W)	EIE2	External interrupt 2 enable register 2
33$_H$	(R/W)	EIF2	External interrupt 2 flag register 2
34$_H$ to 5F$_H$			Vacancy
60$_H$ to 6B$_H$	(R/W)	VRAM	Display data RAM
6C$_H$ to 71$_H$			Vacancy
72$_H$	(R/W)	LCDR	LCD controller/driver control register 1
73$_H$ to 7B$_H$			Vacancy
7C$_H$	(W)	ILR1	Interrupt level setting register 1
7D$_H$	(W)	ILR2	Interrupt level setting register 2
7E$_H$	(W)	ILR3	Interrupt level setting register 3
7F$_H$	Access prohibited	ITR	Interrupt test register

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

$(AV_{SS} = V_{SS} = 0.0$ V$)$

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V_{CC}	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	
	AV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	AV_{CC} must not exceed $V_{CC} + 0.3$ V.
	AVR	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	AVR must not exceed $AV_{CC} + 0.3$ V.
LCD power supply voltage	V0 to V3	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	V0 to V3 on the product without booster must not exceed V_{CC}.
Input voltage	V_{I1}	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	V_{I1} must not exceed $V_{SS} + 7.0$ V. All pins except P20 to P27 without a pull-up resistor
	V_{I2}	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	P20 to P27 without a pull-up resistor
Output voltage	V_{O1}	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	V_{O1} must not exceed $V_{SS} + 7.0$ V. All pins except P20 to P27, P32, P33, P40 to P47, and P60 to P67 without a pull-up resistor
	V_{O2}	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	P20 to P27, P32, P33, P40 to P47, and P60 to P67 without a pull-up resistor
"L" level maximum output current	I_{OL1}	—	10	mA	All pins except P21, P26, and P27
	I_{OL2}	—	20	mA	P21, P26, and P27
"L" level average output current	I_{OLAV1}	—	4	mA	All pins except P21, P26, P27, and power supply pins Average value (operating current × operating rate)
	I_{OLAV2}	—	8	mA	P21, P26, and P27 Average value (operating current × operating rate)
"L" level total maximum output current	ΣI_{OL}	—	100	mA	Peak value
"L" level total average output current	ΣI_{OLAV}	—	40	mA	Average value (operating current × operating rate)
"H" level maximum output current	I_{OH1}	—	−5	mA	All pins except P30, P31, and power supply pins
	I_{OH2}	—	−10	mA	P30 and P31

(Continued)

(Continued)

(AV$_{SS}$ = V$_{SS}$ = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
"H" level average output current	I$_{OHAV1}$	—	–2	mA	All pins except P30, P31, and power supply pins Average value (operating current × operating rate)
	I$_{OHAV2}$	—	–4	mA	P30 and P31 Average value (operating current × operating rate)
"H" level total maximum output current	$\sum$I$_{OH}$	—	–50	mA	Peak value
"H" level total average output current	$\sum$I$_{OHAV}$	—	–10	mA	Average value (operating current × operating rate)
Power consumption	P$_D$	—	300	mW	
Operating temperature	T$_A$	–40	+85	°C	
Storage temperature	Tstg	–55	+150	°C	

Precautions: Parmanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

(AV$_{SS}$ = V$_{SS}$ = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V$_{CC}$ AV$_{CC}$	2.2[*1]	6.0[*1]	V	Normal operation assurance range[*1]
		2.2[*1]	4.0	V	Dual-clock mask ROM products
		2.7	6.0	V	Normal operation assurance range for MB89P165/A and MB89W165/A
		1.5	6.0	V	Retains the RAM state in stop mode
	AVR	2.0	AV$_{CC}$	V	Normal operation assurance range
LCD power supply voltage	V0 to V3	V$_{SS}$	V$_{CC}$	V	V0 to V3 pins on the products without a booster LCD power supply range (The optimum value dependent on the LCD element in use.)
EPROM program power supply voltage	V$_{PP}$	—	V$_{SS}$ + 13.0	V	MOD1 pin of the MB89P165
Operating temperature	T$_A$	–40	+85	°C	

*1: The minimum operating power supply voltage varies with the execution time (instruction cycle time) setting for the operating frequency.
A/D converter assurance accuracy varies with the operating power supply voltage.

*2: P32 and P33 are applicable only for procucts of the MB89160 series (without "A" suffix).
P40 to P47 and P60 to P67 are applicable when selected as ports.

Note: The shaded area is assured only for the MB8916X/A.

Figure 1   Operating Voltage vs. Main Clock Operating Frequency
(Single-clock MB8916X/A and MB89P165/PV160)

Figure 2   Operating Voltage vs. Main Clock Operating Frequency (Dual-clock MB8916X/A)

Figures 1 and 2 indicate the operating frequency of the external oscillator at an instruction cycle of 4/F$_{CH}$.

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

31

3. DC Characteristics

(1) Pin DC characteristics (V$_{CC}$ = +5.0 V)

(V$_{SS}$ = 0.0 V, T$_A$ = −40°C to +85°C)

Parameter	Symbol	Pin	Condition	Value Min.	Value Typ.	Value Max.	Unit	Remarks
"H" level input voltage	V$_{IH}$	P00 to P07, P10 to P17, P20 to P27		0.7 V$_{CC}$	—	V$_{CC}$ + 0.3	V	
	V$_{IHS}$	$\overline{RST}$, MOD0, MOD1, EC, SI, SCK, INT10 to INT13, INT20 to INT27		0.8 V$_{CC}$	—	V$_{CC}$ + 0.3	V	
"L" level input voltage	V$_{IL}$	P00 to P07, P10 to P17, P20 to P27	—	V$_{SS}$ − 0.3	—	0.3 V$_{CC}$	V	
	V$_{ILS}$	$\overline{RST}$, MOD0, MOD1, EC, SI, SCK, INT10 to INT13, INT20 to INT27		V$_{SS}$ − 0.3	—	0.2 V$_{CC}$	V	
Open-drain output pin application voltage	V$_{D1}$	P20 to P27, P33, P32, P40 to P47, P60 to P67		V$_{SS}$ − 0.3	—	V$_{SS}$ + 6.0[*2]	V	P20 to P27, P40 to P47, and P60 to P67 without pull-up resistor only
	V$_{D2}$	P50 to P57		V$_{SS}$ − 0.3	—	V$_{CC}$ + 0.3	V	
"H" level output voltage	V$_{OH1}$	P00 to P07, P10 to P17	I$_{OH}$ = −2.0 mA	2.4	—	—	V	
	V$_{OH2}$	P30, P31	I$_{OH}$ = −6.0 mA	4.0	—	—	V	
"L" level output voltage	V$_{OL}$	P00 to P07, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P60 to P67, P70 to P71	I$_{OL}$ = 1.8 mA	—	—	0.4	V	
	V$_{OL2}$	P21, P26, P27	I$_{OL}$ = 8.0 mA	—	—	0.4	V	
	V$_{OL3}$	$\overline{RST}$	I$_{OL}$ = 4.0 mA	—	—	0.6	V	
Input leakage current (Hi-z output leakage current)	I$_{LI1}$	P00 to P07, P10 to P17, MOD0, MOD1, P30, P31	0.45 V < V$_I$ < V$_{CC}$	—	—	±5	μA	Without pull-up resistor

(Continued)

(Continued)

$(V_{SS} = 0.0$ V, $T_A = -40°C$ to $+85°C)$

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Open-drain output leakage current	I_{LO1}	P20 to P27, P32, P33, P40 to P47, P60 to P67, P70, P71	0.45 V $< V_I < 6.0$ V	—	—	±1	μA	Without pull-up resistor
	I_{LO2}	P50 to P57	0.45 V $< V_I < V_{CC}$	—	—	±1	μA	Without pull-up resistor
Pull-up resistance	R_{PULL}	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, P60 to P67, $\overline{RST}$	$V_I = 0.0$ V	25	50	100	kΩ	With pull-up resistor
Common output impedance	R_{VCOM}	COM0 to COM3	V1 to V3 = +5.0 V	—	—	2.5	kΩ	
Segment output impedance	R_{VSEG}	SEG0 to SEG24		—	—	15	kΩ	
LCD divided resistance	R_{LCD}	—	Between V_{CC} and V0	300	500	750	kΩ	Products without a booster only
LCD controller/driver leakage current	I_{LCDL}	V0 to V3, COM0 to COM3, SEG0 to SEG23	—	—	—	±1	μA	
Booster for LCD driving output voltage	V_{OV3}	V3	V1 = 1.5 V	4.3	4.5	4.7	V	Products with a booster only
	V_{OV2}	V2		2.9	3.0	3.1	V	
Reference output voltage for LCD driving	V_{OV1}	V1	$I_{IN} = 0$ μA	1.27	1.5	1.73	V	
Reference voltage input impedance	R_{RIN}	V1	—	600	1000	1400	kΩ	Procucts with a booster only
Input capacitance	C_{IN}	Other than V_{CC}, V_{SS}	f = 1 MHz	—	10	—	pF	

Note: For pins which serve as the segment (SEG8 to SEG24) and ports (P40 to P47, P50 to P57, and P60 to P67), see the port parameter when these pins are used as ports and the segment parameter when they are used as segments. P32 and P33 are applicable only for products of the MB89160 series (without "A" suffix). Applicable as external capacitor connection pins for products of the MB89160A series (with "A" suffix).

(2) Pin DC Characteristics (V_{CC} = +3.0 V)

$(V_{CC}$ = 3.0 V, V_{SS} = 0.0 V, T_A = −40°C to +85°C)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
"H" level output voltage	V_{OH1}	P00 to P07, P10 to P17	I_{OH} = −1.0 mA	2.4	—	—	V	
	V_{OH2}	P30, P31	I_{OH} = −3.0 mA	2.4	—	—	V	
"L" level output voltage	V_{OL}	P00 to P07, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P60 to P67, P70 to P71	I_{OL} = 1.8 mA	—	—	0.4	V	
	V_{OL2}	$\overline{RST}$	I_{OL} = 1.8 mA	—	—	0.4	V	
	V_{OL3}	P21, P26, P27	I_{OL} = 3.6 mA	—	—	0.4	V	
Pull-up resistance	R_{PULL}	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, P60 to P67, $\overline{RST}$	V_I = 0.0 V	50	100	150	kΩ	With pull-up resistor

(3) Power Supply Current Characteristics (MB8916X)

$(V_{SS} = 0.0 \text{ V}, T_A = -40°C \text{ to } +85°C)$

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Power supply current[1]	I_{CC1}	V_{CC}	$F_{CH} = 4.2$ MHz, $V_{CC} = 5.0$ V $t_{inst}^{*2} = 4/F_{CH}$ Main clock operation mode	—	5.0	10.0	mA	MB8916X/A, MB89PV160
				—	8.0	15.0	mA	MB89PV165
	I_{CC2}		$F_{CH} = 4.2$ MHz, $V_{CC} = 3.0$ V $t_{inst}^{*2} = 64/F_{CH}$ Main clock operation mode	—	1.5	2.0	mA	MB8916X/A, MB89PV160
				—	2.4	2.8	mA	MB89P165
	I_{CCL}		$F_{CL} = 32.768$ kHz, $V_{CC} = 3.0$ V $t_{inst}^{*2} = 2/F_{CL}$ Subclock operation mode	—	0.05	0.1	mA	MB8916X/A, MB89PV160
				—	1.0	3.0	mA	MB89PV165
	I_{CCS1}		$F_{CH} = 4.2$ MHz, $V_{CC} = 5.0$ V $t_{inst}^{*2} = 4/F_{CH}$ Main clock sleep mode	—	2.5	5.0	mA	MB8916X/A, MB89PV160, MB89PV165
	I_{CCS2}		$F_{CH} = 4.2$ MHz, $V_{CC} = 3.0$ V $t_{inst}^{*2} = 64/F_{CH}$ Main clock sleep mode	—	1.0	1.5	mA	
	I_{CCSL}		$F_{CL} = 32.768$ kHz, $V_{CC} = 3.0$ V $t_{inst}^{*2} = 2/F_{CL}$ Subclock sleep mode	—	25	50	µA	
	I_{CCT}		$F_{CL} = 32.768$ kHz, $V_{CC} = 3.0$ V Watch mode	—	10	15	µA	MB8916X, MB89P165-1XX, MB89PV160
	I_{CCT2}		$F_{CL} = 32.768$ kHz, $V_{CC} = 3.0$ V • Watch mode • During reference voltage generator and booster operation	—	250	400	µA	MB8916XA, MB89P165-2XX
	I_{CCH}		$T_A = +25°C, V_{CC} = 5.0$ V Stop mode	—	0.1	1.0	µA	MB8916X
				—	0.1	10	µA	MB89PV160, MB89P165-1XX
	I_A	AV_{CC}	$F_{CH} = 4.2$ MHz, $V_{CC} = 5.0$ V	—	1.0	3.0	mA	When A/D conversion is activated

*1: The power supply current is measured at the external clock, open output pins, and the external LCD dividing resistor (or external input for the reference voltage). In the case of the MB89PV160, the current consumed by the connected EPROM and ICE is not included.

*2: For information on t_{inst}, see "(4) Instruction Cycle" in "4. AC Characteristics."

4. AC Characteristics

(1) Reset Timing

(Vcc = +5.0 V ±10 %, Vss = 0.0 V, TA = −40°C to +85°C)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
$\overline{RST}$ "L" pulse width	t_{ZLZH}	—	48 t_{XCYL}	—	ns	
$\overline{RST}$ "H" pulse width	t_{ZHZL}		24 t_{XCYL}	—	ns	

(2) Power-on Reset

(Vss = 0.0 V, TA = −40°C to +85°C)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
Power supply rising time	t_R	—	—	50	ms	Power-on reset function only
Power supply cut-off time	t_{OFF}	—	1	—	ms	Due to repeated operations

Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.

(3) Clock Timing

$(V_{SS} = 0.0$ V, $T_A = -40°C$ to $+85°C)$

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min.	Typ.	Max.		
Clock frequency	F_{CH}	X0, X1	1	—	4.2	MHz	Main clock
	F_{CL}	X0A, X1A	—	32.768	—	kHz	Subclock
Clock cycle time	t_{HCYL}	X0, X1	238	—	1000	ns	Main clock
	t_{LCYL}	X0A, X1A	—	30.5	—	μs	Subclock
Input clock pulse width	P_{WH} P_{WL}	X0	20	—	—	ns	External clock
Input clock rising/falling time	t_{CR} t_{CF}	X0	—	—	24	ns	

Main Clock Timing and Conditions

Main Clock Conditions

When a crystal or ceramic resonator is used

When an external clock is used

When the CR oscillation option is used

Subclock Timing and Conditions

Subclock Conditions

When a crystal
or
ceramic oscillator is used

When the single-clock option is used

(4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	t_{inst}	$4/F_{CH}$, $8/F_{CH}$, $16/F_{CH}$, $64/F_{CH}$	μs	($4/F_{CH}$) t_{inst} = 1.0 μs at F_{CH} = 4 MHz
		$2/F_{CL}$	μs	t_{inst} = 62 μs at F_{CL} = 32.768 kHz

(5) Serial I/O Timing

$(V_{CC} = +5.0 \text{ V} \pm 10\%, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40°C \text{ to } +85°C)$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min.	Max.		
Serial clock cycle time	t_{SCYC}	SCK	Internal clock operation	$2\ t_{inst}$*	—	µs	
SCK ↓ → SO time	t_{SLOV}	SCK, SO		−200	200	ns	
Valid SI → SCK ↑	t_{IVSH}	SI, SCK		$1/2\ t_{inst}$*	—	µs	
SCK ↑ → valid SI hold time	t_{SHIX}	SCK, SI		$1/2\ t_{inst}$*	—	µs	
Serial clock "H" pulse width	t_{SHSL}	SCK	External clock operation	$1\ t_{inst}$*	—	µs	
Serial clock "L" pulse width	t_{SLSH}			$1\ t_{inst}$*	—	µs	
SCK ↓ → SO time	t_{SLOV}	SCK, SO		0	200	ns	
Valid SI → SCK ↑	t_{IVSH}	SI, SCK		$1/2\ t_{inst}$*	—	µs	
SCK ↑ → valid SI hold time	t_{SHIX}	SCK, SI		$1/2\ t_{inst}$*	—	µs	

* : For information on t_{inst}, see "(4) Instruction Cycle."

(6) Peripheral Input Timing

$(V_{CC} = +5.0\ V \pm 10\%, AV_{SS} = V_{SS} = 0.0\ V, T_A = -40°C\ to\ +85°C)$

Parameter	Symbol	Pin	Value		Unit	Remarks
			Min.	Max.		
Peripheral input "H" pulse width 1	t_{ILIH1}	INT10 to INT13, EC	1 t_{inst}*	—	μs	
Peripheral input "L" pulse width 1	t_{IHIL1}		1 t_{inst}*	—	μs	
Peripheral input "H" pulse width 2	t_{ILIH2}	INT20 to INT27	2 t_{inst}*	—	μs	
Peripheral input "L" pulse width 2	t_{IHIL2}		2 t_{inst}*	—	μs	

* : For information on t_{inst}, see "(4) Instruction Cycle."

5. A/D Converter Electrical Characteristics

(3 MHz, $AV_{CC} = V_{CC} = +3.5$ V to $+6.0$ V, $AV_{SS} = V_{SS} = 0.0$ V, $T_A = -40°C$ to $+85°C$)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Resolution			—	—	—	8	bit	
Total error				—	—	±1.5	LSB	
Linearity error	—			—	—	±1.0	LSB	
Differential linearity error				—	—	±0.9	LSB	
Zero transition voltage	V_{OT}		$AVR = AV_{CC}$	$AV_{SS} - 1.0$ LSB	$AV_{SS} + 0.5$ LSB	$AV_{SS} + 2.0$ LSB	mV	
Full-scale transition voltage	V_{FST}	—		$AVR - 3.0$ LSB	$AVR - 1.5$ LSB	AVR	mV	
Interchannel disparity				—	—	0.5	LSB	
A/D mode conversion time	—			—	44 t_{inst}	—	µs	
Sense mode conversion time				—	12 t_{inst}	—	µs	
Analog port input current	I_{AI}	AN0 to AN7	—	—	—	10	µA	
Analog input voltage	—			0.0	—	AVR	V	
Reference voltage	—			2.0	—	AV_{CC}	V	
Reference voltage supply current	I_R	AVR	$AVR = 5.0$ V, when A/D conversion is activated	—	100	—	µA	
	I_{RH}		$AVR = 5.0$ V, when A/D conversion is stopped	—	—	1	µA	

(1) A/D Glossary

- Resolution
  Analog changes that are identifiable with the A/D converter.
  When the number of bits is 8, analog voltage can be divided into $2^8 = 256$.

- Linearity error (unit: LSB)
  The deviation of the straight line connecting the zero transition point ("0000 0000" ↔ "0000 0001") with the full-scale transition point ("1111 1111" ↔ "1111 1110") from actual conversion characteristics

- Differential linearity error (unit: LSB)
  The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- Total error (unit: LSB)
 The difference between theoretical and actual conversion values

Equations in the figure:

$$1 \text{ LSB} = \frac{AVR}{256}$$

$$\text{Linearity error} = \frac{V_{NT} - (1 \text{ LSB} \times N + V_{OT})}{1 \text{ LSB}}$$

$$\text{Defferential linearity error} = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1$$

$$\text{Total error} = \frac{V_{NT} - (1 \text{ LSB} \times N + 1 \text{ LSB})}{1 \text{ LSB}}$$

(2) Precautions

• Input impedance of analog input pins

The A/D converter contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 kΩ).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μF for the analog input pin.

**Analog Input Equivalent Circuit**

• Error

The smaller the |AVR – AV$_{SS}$|, the greater the error would become relatively.

■ EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage


(2) "H" Level Output Voltage

(3) "H" Level Input Voltage/"L" level Input Voltage

CMOS input

V_{IN} (V)

$T_A = +25°C$

V_{CC} (V)

CMOS hysteresis input

V_{IN} (V)

$T_A = +25°C$

V_{IHS}

V_{ILS}

V_{CC} (V)

V_{IHS}: Threshold when input voltage in hysteresis characteristics is set to "H" level

V_{ILS}: Threshold when input voltage in hysteresis characteristics is set to "L" level

(4) Power Supply Current (External Clock)

I_{CC1} vs. V_{CC} (Mask ROM products)

I_{CC1} (mA)

$T_A = +25°C$

$F_{CH} = 4.2$ MHz

$F_{CH} = 3$ MHz

$F_{CH} = 1$ MHz

V_{CC} (V)

I_{CC2} vs. V_{CC} (Mask ROM products)

I_{CC2} (mA)

$T_A = +25°C$

$F_{CH} = 4.2$ MHz

$F_{CH} = 3$ MHz

$F_{CH} = 1$ MHz

V_{CC} (V)

(Continued)

I_{CC1S} vs. V_{CC} (Mask ROM products)

I_{CC1S} (mA)

3.0

T_A = +25°C

F_{CH} = 4.2 MHz

2.0

F_{CH} = 3 MHz

1.0

F_{CH} = 1 MHz

0

1 2 3 4 5 6 7

V_{CC} (V)

I_{CC2S} vs. V_{CC} (Mask ROM products)

I_{CC2S} (mA)

T_A = +25°C

2.0

F_{CH} = 4.2 MHz

F_{CH} = 3 MHz

1.0

F_{CH} = 1 MHz

0

1 2 3 4 5 6 7

V_{CC} (V)

I_{CCL} vs. V_{CC} (Mask ROM products)

I_{CCL} (µA)

200
180
160
140
120
100
80
60
40
20
0

T_A = +25°C

F_{CL} = 32.768 kHz

1 2 3 4 5 6 7

V_{CC} (V)

I_{CCT} vs. V_{CC}

I_{CCT} (µA)

30

25

20

15

10

5

0

T_A = +25°C

F_{CL} = 32.768 kHz

1 2 3 4 5 6 7

V_{CC} (V)

(Continued)

(Continued)

ICCSL vs. VCC

ICCT2 vs. VCC

IA vs. AVCC

IR vs. AVR

(5) Pull-up Resistance

RPULL vs. VCC

■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

• Transfer
• Arithmetic operation
• Branch
• Others

Table 1 lists symbols used for notation for instructions.

Table 1   Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
T	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very × is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of × is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of × is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~:   Number of instructions

#:   Number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:

- "–" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH immediately before the instruction is executed.
- 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

Example: 48 to 4F ← This indicates 48, 49, ... 4F.

Table 2   Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
MOV dir,A	3	2	(dir) ← (A)	–	–	–	– – – –	45
MOV @IX +off,A	4	2	((IX) +off) ← (A)	–	–	–	– – – –	46
MOV ext,A	4	3	(ext) ← (A)	–	–	–	– – – –	61
MOV @EP,A	3	1	((EP)) ← (A)	–	–	–	– – – –	47
MOV Ri,A	3	1	(Ri) ← (A)	–	–	–	– – – –	48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	–	–	+ + – –	04
MOV A,dir	3	2	(A) ← (dir)	AL	–	–	+ + – –	05
MOV A,@IX +off	4	2	(A) ← ((IX) +off)	AL	–	–	+ + – –	06
MOV A,ext	4	3	(A) ← (ext)	AL	–	–	+ + – –	60
MOV A,@A	3	1	(A) ← ((A))	AL	–	–	+ + – –	92
MOV A,@EP	3	1	(A) ← ((EP))	AL	–	–	+ + – –	07
MOV A,Ri	3	1	(A) ← (Ri)	AL	–	–	+ + – –	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	–	–	–	– – – –	85
MOV @IX +off,#d8	5	3	((IX) +off) ← d8	–	–	–	– – – –	86
MOV @EP,#d8	4	2	((EP)) ← d8	–	–	–	– – – –	87
MOV Ri,#d8	4	2	(Ri) ← d8	–	–	–	– – – –	88 to 8F
MOVW dir,A	4	2	(dir) ← (AH),(dir + 1) ← (AL)	–	–	–	– – – –	D5
MOVW @IX +off,A	5	2	((IX) +off) ← (AH), ((IX) +off + 1) ← (AL)	–	–	–	– – – –	D6
MOVW ext,A	5	3	(ext) ← (AH), (ext + 1) ← (AL)	–	–	–	– – – –	D4
MOVW @EP,A	4	1	((EP)) ← (AH),((EP) + 1) ← (AL)	–	–	–	– – – –	D7
MOVW EP,A	2	1	(EP) ← (A)	–	–	–	– – – –	E3
MOVW A,#d16	3	3	(A) ← d16	AL	AH	dH	+ + – –	E4
MOVW A,dir	4	2	(AH) ← (dir), (AL) ← (dir + 1)	AL	AH	dH	+ + – –	C5
MOVW A,@IX +off	5	2	(AH) ← ((IX) +off), (AL) ← ((IX) +off + 1)	AL	AH	dH	+ + – –	C6
MOVW A,ext	5	3	(AH) ← (ext), (AL) ← (ext + 1)	AL	AH	dH	+ + – –	C4
MOVW A,@A	4	1	(AH) ← ((A)), (AL) ← ((A)) + 1)	AL	AH	dH	+ + – –	93
MOVW A,@EP	4	1	(AH) ← ((EP)), (AL) ← ((EP) + 1)	AL	AH	dH	+ + – –	C7
MOVW A,EP	2	1	(A) ← (EP)	–	–	dH	– – – –	F3
MOVW EP,#d16	3	3	(EP) ← d16	–	–	–	– – – –	E7
MOVW IX,A	2	1	(IX) ← (A)	–	–	–	– – – –	E2
MOVW A,IX	2	1	(A) ← (IX)	–	–	dH	– – – –	F2
MOVW SP,A	2	1	(SP) ← (A)	–	–	–	– – – –	E1
MOVW A,SP	2	1	(A) ← (SP)	–	–	dH	– – – –	F1
MOV @A,T	3	1	((A)) ← (T)	–	–	–	– – – –	82
MOVW @A,T	4	1	((A)) ← (TH),((A) + 1) ← (TL)	–	–	–	– – – –	83
MOVW IX,#d16	3	3	(IX) ← d16	–	–	–	– – – –	E6
MOVW A,PS	2	1	(A) ← (PS)	–	–	dH	– – – –	70
MOVW PS,A	2	1	(PS) ← (A)	–	–	–	+ + + +	71
MOVW SP,#d16	3	3	(SP) ← d16	–	–	–	– – – –	E5
SWAP	2	1	(AH) ↔ (AL)	–	–	AL	– – – –	10
SETB dir: b	4	2	(dir): b ← 1	–	–	–	– – – –	A8 to AF
CLRB dir: b	4	2	(dir): b ← 0	–	–	–	– – – –	A0 to A7
XCH A,T	2	1	(AL) ↔ (TL)	AL	–	–	– – – –	42
XCHW A,T	3	1	(A) ↔ (T)	AL	AH	dH	– – – –	43
XCHW A,EP	3	1	(A) ↔ (EP)	–	–	dH	– – – –	F7
XCHW A,IX	3	1	(A) ↔ (IX)	–	–	dH	– – – –	F6
XCHW A,SP	3	1	(A) ↔ (SP)	–	–	dH	– – – –	F5
MOVW A,PC	2	1	(A) ← (PC)	–	–	dH	– – – –	F0

Notes: • During byte transfer to A, T ← A is restricted to low bytes.
  • Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F^{2}MC-8 family)

Table 3 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
ADDC A,Ri	3	1	(A) ← (A) + (Ri) + C	–	–	–	+ + + +	28 to 2F
ADDC A,#d8	2	2	(A) ← (A) + d8 + C	–	–	–	+ + + +	24
ADDC A,dir	3	2	(A) ← (A) + (dir) + C	–	–	–	+ + + +	25
ADDC A, @IX +off	4	2	(A) ← (A) + ((IX) +off) + C	–	–	–	+ + + +	26
ADDC A,@EP	3	1	(A) ← (A) + ((EP)) + C	–	–	–	+ + + +	27
ADDCW A	3	1	(A) ← (A) + (T) + C	–	–	dH	+ + + +	23
ADDC A	2	1	(AL) ← (AL) + (TL) + C	–	–	–	+ + + +	22
SUBC A,Ri	3	1	(A) ← (A) − (Ri) − C	–	–	–	+ + + +	38 to 3F
SUBC A,#d8	2	2	(A) ← (A) − d8 − C	–	–	–	+ + + +	34
SUBC A,dir	3	2	(A) ← (A) − (dir) − C	–	–	–	+ + + +	35
SUBC A, @IX +off	4	2	(A) ← (A) − ((IX) +off) − C	–	–	–	+ + + +	36
SUBC A,@EP	3	1	(A) ← (A) − ((EP)) − C	–	–	–	+ + + +	37
SUBCW A	3	1	(A) ← (T) − (A) − C	–	–	dH	+ + + +	33
SUBC A	2	1	(AL) ← (TL) − (AL) − C	–	–	–	+ + + +	32
INC Ri	4	1	(Ri) ← (Ri) + 1	–	–	–	+ + + −	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	–	–	–	− − − −	C3
INCW IX	3	1	(IX) ← (IX) + 1	–	–	–	− − − −	C2
INCW A	3	1	(A) ← (A) + 1	–	–	dH	+ + − −	C0
DEC Ri	4	1	(Ri) ← (Ri) − 1	–	–	–	+ + + −	D8 to DF
DECW EP	3	1	(EP) ← (EP) − 1	–	–	–	− − − −	D3
DECW IX	3	1	(IX) ← (IX) − 1	–	–	–	− − − −	D2
DECW A	3	1	(A) ← (A) − 1	–	–	dH	+ + − −	D0
MULU A	19	1	(A) ← (AL) × (TL)	–	–	dH	− − − −	01
DIVU A	21	1	(A) ← (T) / (AL),MOD → (T)	dL	00	00	− − − −	11
ANDW A	3	1	(A) ← (A) ∧ (T)	–	–	dH	+ + R −	63
ORW A	3	1	(A) ← (A) ∨ (T)	–	–	dH	+ + R −	73
XORW A	3	1	(A) ← (A) ∀ (T)	–	–	dH	+ + R −	53
CMP A	2	1	(TL) − (AL)	–	–	–	+ + + +	12
CMPW A	3	1	(T) − (A)	–	–	–	+ + + +	13
RORC A	2	1	→ C → A ┐	–	–	–	+ + − +	03
ROLC A	2	1	┌ C ← A ←	–	–	–	+ + − +	02
CMP A,#d8	2	2	(A) − d8	–	–	–	+ + + +	14
CMP A,dir	3	2	(A) − (dir)	–	–	–	+ + + +	15
CMP A,@EP	3	1	(A) − ((EP))	–	–	–	+ + + +	17
CMP A,@IX +off	4	2	(A) − ((IX) +off)	–	–	–	+ + + +	16
CMP A,Ri	3	1	(A) − (Ri)	–	–	–	+ + + +	18 to 1F
DAA	2	1	Decimal adjust for addition	–	–	–	+ + + +	84
DAS	2	1	Decimal adjust for subtraction	–	–	–	+ + + +	94
XOR A	2	1	(A) ← (AL) ∀ (TL)	–	–	–	+ + R −	52
XOR A,#d8	2	2	(A) ← (AL) ∀ d8	–	–	–	+ + R −	54
XOR A,dir	3	2	(A) ← (AL) ∀ (dir)	–	–	–	+ + R −	55
XOR A,@EP	3	1	(A) ← (AL) ∀ ((EP))	–	–	–	+ + R −	57
XOR A,@IX +off	4	2	(A) ← (AL) ∀ ((IX) +off)	–	–	–	+ + R −	56
XOR A,Ri	3	1	(A) ← (AL) ∀ (Ri)	–	–	–	+ + R −	58 to 5F
AND A	2	1	(A) ← (AL) ∧ (TL)	–	–	–	+ + R −	62
AND A,#d8	2	2	(A) ← (AL) ∧ d8	–	–	–	+ + R −	64
AND A,dir	3	2	(A) ← (AL) ∧ (dir)	–	–	–	+ + R −	65

(Continued)

(Continued)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
AND A,@EP	3	1	(A) ← (AL) ∧ ((EP))	–	–	–	+ + R –	67
AND A,@IX +off	4	2	(A) ← (AL) ∧ ((IX) +off)	–	–	–	+ + R –	66
AND A,Ri	3	1	(A) ← (AL) ∧ (Ri)	–	–	–	+ + R –	68 to 6F
OR A	2	1	(A) ← (AL) ∨ (TL)	–	–	–	+ + R –	72
OR A,#d8	2	2	(A) ← (AL) ∨ d8	–	–	–	+ + R –	74
OR A,dir	3	2	(A) ← (AL) ∨ (dir)	–	–	–	+ + R –	75
OR A,@EP	3	1	(A) ← (AL) ∨ ((EP))	–	–	–	+ + R –	77
OR A,@IX +off	4	2	(A) ← (AL) ∨ ((IX) +off)	–	–	–	+ + R –	76
OR A,Ri	3	1	(A) ← (AL) ∨ (Ri)	–	–	–	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	–	–	–	+ + + +	95
CMP @EP,#d8	4	2	((EP)) – d8	–	–	–	+ + + +	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	–	–	–	+ + + +	96
CMP Ri,#d8	4	2	(Ri) – d8	–	–	–	+ + + +	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	–	–	–	– – – –	C1
DECW SP	3	1	(SP) ← (SP) – 1	–	–	–	– – – –	D1

Table 4   Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC ← PC + rel	–	–	–	– – – –	FD
BNZ/BNE rel	3	2	If Z = 0 then PC ← PC + rel	–	–	–	– – – –	FC
BC/BLO rel	3	2	If C = 1 then PC ← PC + rel	–	–	–	– – – –	F9
BNC/BHS rel	3	2	If C = 0 then PC ← PC + rel	–	–	–	– – – –	F8
BN rel	3	2	If N = 1 then PC ← PC + rel	–	–	–	– – – –	FB
BP rel	3	2	If N = 0 then PC ← PC + rel	–	–	–	– – – –	FA
BLT rel	3	2	If V ∀ N = 1 then PC ← PC + rel	–	–	–	– – – –	FF
BGE rel	3	2	If V ∀ N = 0 then PC ← PC + rel	–	–	–	– – – –	FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC ← PC + rel	–	–	–	– + – –	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC ← PC + rel	–	–	–	– + – –	B8 to BF
JMP @A	2	1	(PC) ← (A)	–	–	–	– – – –	E0
JMP ext	3	3	(PC) ← ext	–	–	–	– – – –	21
CALLV #vct	6	1	Vector call	–	–	–	– – – –	E8 to EF
CALL ext	6	3	Subroutine call	–	–	–	– – – –	31
XCHW A,PC	3	1	(PC) ← (A),(A) ← (PC) + 1	–	–	dH	– – – –	F4
RET	4	1	Return from subroutine	–	–	–	– – – –	20
RETI	6	1	Return form interrupt	–	–	–	Restore	30

Table 5   Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
PUSHW A	4	1		–	–	–	– – – –	40
POPW A	4	1		–	–	dH	– – – –	50
PUSHW IX	4	1		–	–	–	– – – –	41
POPW IX	4	1		–	–	–	– – – –	51
NOP	1	1		–	–	–	– – – –	00
CLRC	1	1		–	–	–	– – – R	81
SETC	1	1		–	–	–	– – – S	91
CLRI	1	1		–	–	–	– – – –	80
SETI	1	1		–	–	–	– – – –	90

■ INSTRUCTION MAP

H\L	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
0	MOVW A,PC	JMP @A	DECW A	INCW A	BBC dir:0,rel	CLRB dir:0	SETI	CLRI	MOVW A,PS	MOV A,ext	POPW A	PUSHW A	RETI	RET	SWAP	NOP
1	MOVW A,SP	MOVW SP,A	DECW SP	INCW SP	BBC dir:1,rel	CLRB dir:1	SETC	CLRC	MOVW PS,A	MOV ext,A	POPW IX	PUSHW IX	CALL addr16	JMP addr16	DIVU A	MULU A
2	MOVW A,IX	MOVW IX,A	DECW IX	INCW IX	BBC dir:2,rel	CLRB dir:2	MOV A,@A	MOV @A,T	OR A	AND A	XOR A	XCH A,T	SUBC A	ADDC A	CMP A	ROLC A
3	MOVW A,EP	MOVW EP,A	DECW EP	INCW EP	BBC dir:3,rel	CLRB dir:3	MOVW A,@A	MOVW @A,T	ORW A	ANDW A	XORW A	XCHW A,T	SUBCW A	ADDCW A	CMPW A	RORC A
4	XCHW A,PC	MOVW A,#d16	MOVW ext,A	MOVW A,ext	BBC dir:4,rel	CLRB dir:4	DAS	DAA	OR A,#d8	AND A,#d8	XOR A,#d8		SUBC A,#d8	ADDC A,#d8	CMP A,#d8	MOV A,#d8
5	XCHW A,SP	MOVW SP,#d16	MOVW dir,A	MOVW A,dir	BBC dir:5,rel	CLRB dir:5	CMP dir,#d8	MOV dir,#d8	OR A,dir	AND A,dir	XOR A,dir	MOV dir,A	SUBC A,dir	ADDC A,dir	CMP A,dir	MOV A,dir
6	XCHW A,IX	MOVW IX,#d16	MOVW @IX+d,A	MOVW A,@IX+d	BBC dir:6,rel	CLRB dir:6	CMP @IX+d,#d8	MOV @IX+d,#d8	OR A,@IX+d	AND A,@IX+d	XOR A,@IX+d	MOV @IX+d,A	SUBC A,@IX+d	ADDC A,@IX+d	CMP A,@IX+d	MOV A,@IX+d
7	XCHW A,EP	MOVW EP,#d16	MOVW @EP,A	MOVW A,@EP	BBC dir:7,rel	CLRB dir:7	CMP @EP,#d8	MOV @EP,#d8	OR A,@EP	AND A,@EP	XOR A,@EP	MOV @EP,A	SUBC A,@EP	ADDC A,@EP	CMP A,@EP	MOV A,@EP
8	BNC rel	CALLV #0	DEC R0	INC R0	BBS dir:0,rel	SETB dir:0	CMP R0,#d8	MOV R0,#d8	OR A,R0	AND A,R0	XOR A,R0	MOV R0,A	SUBC A,R0	ADDC A,R0	CMP A,R0	MOV A,R0
9	BC rel	CALLV #1	DEC R1	INC R1	BBS dir:1,rel	SETB dir:1	CMP R1,#d8	MOV R1,#d8	OR A,R1	AND A,R1	XOR A,R1	MOV R1,A	SUBC A,R1	ADDC A,R1	CMP A,R1	MOV A,R1
A	BP rel	CALLV #2	DEC R2	INC R2	BBS dir:2,rel	SETB dir:2	CMP R2,#d8	MOV R2,#d8	OR A,R2	AND A,R2	XOR A,R2	MOV R2,A	SUBC A,R2	ADDC A,R2	CMP A,R2	MOV A,R2
B	BN rel	CALLV #3	DEC R3	INC R3	BBS dir:3,rel	SETB dir:3	CMP R3,#d8	MOV R3,#d8	OR A,R3	AND A,R3	XOR A,R3	MOV R3,A	SUBC A,R3	ADDC A,R3	CMP A,R3	MOV A,R3
C	BNZ rel	CALLV #4	DEC R4	INC R4	BBS dir:4,rel	SETB dir:4	CMP R4,#d8	MOV R4,#d8	OR A,R4	AND A,R4	XOR A,R4	MOV R4,A	SUBC A,R4	ADDC A,R4	CMP A,R4	MOV A,R4
D	BZ rel	CALLV #5	DEC R5	INC R5	BBS dir:5,rel	SETB dir:5	CMP R5,#d8	MOV R5,#d8	OR A,R5	AND A,R5	XOR A,R5	MOV R5,A	SUBC A,R5	ADDC A,R5	CMP A,R5	MOV A,R5
E	BGE rel	CALLV #6	DEC R6	INC R6	BBS dir:6,rel	SETB dir:6	CMP R6,#d8	MOV R6,#d8	OR A,R6	AND A,R6	XOR A,R6	MOV R6,A	SUBC A,R6	ADDC A,R6	CMP A,R6	MOV A,R6
F	BLT rel	CALLV #7	DEC R7	INC R7	BBS dir:7,rel	SETB dir:7	CMP R7,#d8	MOV R7,#d8	OR A,R7	AND A,R7	XOR A,R7	MOV R7,A	SUBC A,R7	ADDC A,R7	CMP A,R7	MOV A,R7

■ MASK OPTIONS

Part number	MB89161/3/5	MB89P165	MB89PV160
Specifying procedure	**Specify when ordering masking**	**Set with EPROM programmer**	**Setting not possible**
Pull-up resistors (SEG) ⌐ P00 to P07, P10 to P17, P20 to P27, P40 to P47, ⌐ P50 to P57, P60 to P67	Slectable per pin (The pull-up resistors for P40 to P47 and P60 to P67 are only selectable when these pins are not set as segment outputs. When the A/D is used, P50 to P57 are must not selected.)	Can be set per pin (P20 to P27, P40 to P47, and P60 to P67 are available only for without a pull-up resistor.)	Fixed to without pull-up resistor
Power-on reset (POR) ⌐ With power-on reset ⌐ Without power-on reset	Selectable	Selectable	Fixed to with power-on reset
Selection of oscillation stabilization time (OSC) • The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WTM1 and WTM0 bits on the right.	Selectable OSC 0 : $2^2/F_{CH}$ 1 : $2^{12}/F_{CH}$ 2 : $2^{16}/F_{CH}$ 3 : $2^{18}/F_{CH}$	Selectable WTM1 WTM0 0 0 : $2^2/F_{CH}$ 0 1 : $2^{12}/F_{CH}$ 1 0 : $2^{16}/F_{CH}$ 1 1 : $2^{18}/F_{CH}$	Fixed to oscillation stabilization time of $2^{16}/F_{CH}$
Main clock oscillation type (XSL) ⌐ Crystal or ceramic resonator ⌐ CR	Selectable	Crystal or ceramic only	Fixed to crystal or ceramic
Reset pin output (RST) ⌐ With reset output ⌐ Without reset output	Selectable	Selectable	Fixed to with reset output
Clock mode selection (CLK) ⌐ Dual-clock mode ⌐ Single-clock mode	Selectable	Selectable	Fixed to dual-clock mode

- **Segment Options**

No.	Part number	MB89161/3/5	MB89P165	MB89PV160
	Specifying procedure	Specify when ordering masking	Select by version number	Select by version number
7	LCD output pin configuration choices	Specify by the option combinations listed below		
	SEG = 4: P40 to P47 segment output P60 to P67 segment output P70, P71 common output	Specify as SEG = 4	−101 : SEG 24 pins −201　COM 4 pins	−101 : SEG 24 pins 　　　COM 4 pins
	SEG = 3: P40 to P43 segment output P44 to P47 port output P60 to P67 segment output P70, P71 common output	Specify as SEG = 3	−102 : SEG 20 pins −202　COM 4 pins	−102 : SEG 20 pins 　　　COM 4 pins
	SEG = 2: P40 to P47 port output P60 to P67 segment output P70, P71 common output	Specify as SEG = 2	−103 : SEG 16 pins −203　COM 4 pins	−103 : SEG 16 pins 　　　COM 4 pins
	SEG = 1: P40 to P47 port output P60 to P63 segment output P64 to P67 port output P70, P71 port output	Specify as SEG = 1	−104 : SEG 12 pins 　　　COM 2 pins	−104 : SEG 12 pins 　　　COM 2 pins
	SEG = 0: P40 to P47 port output P60 to P67 port output P70, P71 port output	Specify as SEG = 0	−105 : SEG 8 pins 　　　COM 2 pins	−105 : SEG 8 pins 　　　COM 2 pins

■ VERSIONS

Version			Features	
Mass production product	One-time PROM product	Piggyback/evaluation product	Number of segment pins	Booster
MB89160A series	MB89P165-201 -202 -203	—	24 (4 commons) 20 (4 commons) 16 (4 commons)	Yes
MB89160 series	MB89P165-101 -102 -103 -104 -105	MB89PV160-101 -102 -103 -104 -105	24 (4 commons) 20 (4 commons) 16 (4 commons) 12 (2 commons) 8 (2 commons)	No

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89161-PFV MB89161A-PFV MB89163-PFV MB89163A-PFV MB89165-PFV MB89165A-PFV MB89P165-×××-PFV	80-pin Plastic SQFP (FPT-80P-M05)	
MB89161-PF MB89161A-PF MB89163-PF MB89163A-PF MB89165-PF MB89165A-PF MB89P165-×××-PF	80-pin Plastic QFP (FPT-80P-M06)	
MB89161-PFS MB89161A-PFS MB89163-PFS MB89163A-PFS MB89165-PFS MB89165A-PFS MB89P165-×××-PFS	80-pin Plastic QFP (FPT-80P-M11)	
MB89W165-×××-PF	80-pin Ceramic QFP (FPT-80C-A02)	
MB89PV160-×××-PF	80-pin Ceramic MQFP (MQP-80C-P01)	

Note: For information on ×××, see section "■ Versions."

■ PACKAGE DIMENSIONS

80-pin Plastic SQFP
(FPT-80P-M05)

14.00±0.20(.551±.008)SQ

12.00±0.10(.472±.004)SQ

1.50 +0.20 −0.10
(.059 +.008 −.004) (Mounting

60 41 61 40 80 21

INDEX

LEAD No. 1 20

9.50 (.374) REF

13.00 (.512) NOM

0.50±0.08 (.0197±.0031)

0.18 +0.08 −0.03 (.007 +.003 −.001)

"A"

0.127 +0.05 −0.02 (.005 +.002 −.001)

Details of "A" part

0.10±0.10 (.004±.004) (STAND OFF)

0.50±0.20(.020±.008)

0 ~ 10°

0.10(.004)

© 1994 FUJITSU LIMITED F80008S-2C-4

Dimensions in mm (inches)

80-pin Plastic QFP
(FPT-80P-M06)

23.90±0.40(.941±.016)

20.00±0.20(.787±.008)

3.35(.132)MAX
0.05(.002)MIN
(STAND OFF) (Mounting

64 41 65 40 80 25

INDEX

"A"

LEAD No. 1 24

14.00±0.20 (.551±.008)

17.90±0.40 (.705±.016)

12.00(.472) REF

16.30±0.40 (.642±.016)

0.80(.0315)TYP

0.35±0.10 (.014±.004)

⊕ 0.16(.006) Ⓜ

0.15±0.05(.006±.002)

0.10(.004)

"B"

18.40(.724)REF

22.30±0.40(.878±.016)

Details of "A" part

0.25(.010)
0.30(.012)
0.18(.007)MAX
0.58(.023)MAX

Details of "B" part

0 ~ 10°
0.80±0.20 (.031±.008)

© 1994 FUJITSU LIMITED F80010S-3C-2

Dimensions in mm (inches)

80 pin, Plastic LQFP
(FPT-80P-M11)

16.00±0.20(.630±.008)SQ
14.00±0.10(.551±.004)SQ

1.50 $^{+0.20}_{-0.10}$ (Mounting height)
(.059 $^{+.008}_{-.004}$)

12.35
(.486)
REF

15.00
(.591)
NOM

1 PIN INDEX

LEAD No.

0.65(.0256)TYP

0.30±0.10
(.012±.004)

⊕ 0.13(.005) Ⓜ

0.127 $^{+0.05}_{-0.02}$
(.005 $^{+.002}_{-.001}$)

"A"

□ 0.10(.004)

Details of "A" part

0.10±0.10
(.004±.004) (STAND OFF)

0.50±0.20
(.020±.008)

0 ~ 10°

© 1995 FUJITSU LIMITED F80016S-1C-3

Dimensions in mm (inches).

80-pin Ceramic QFP
(FPT-80C-A02)

0.51(.020) TYP

8.50(.335)TYP

12.00(.472)
REF

17.91(.705)
TYP

14.00±0.25
(.551±.010)

16.00(.630)
TYP

16.31(.642)
TYP

INDEX AREA

0.80±0.10
(.0315±.0040)

0.35 $^{+0.08}_{-0.07}$
(.014±.003)

0.80±0.10
(.0315±.0040)

18.40(.725) REF

20.00±0.25
(.787±.010)

23.90(.941) TYP

0.15±0.05
(.006±.002)

1.60(.063) TYP

4.45(.175)MAX

22.00(.866) TYP

22.30(.878) TYP

0.80(.0315) TYP

© 1994 FUJITSU LIMITED F80014SC-1-2

Dimensions in mm (inches)

80-pin Ceramic MQFP
(MQP-80C-P01)

Dimensions in mm (inches)

© 1994 FUJITSU LIMITED M80001SC-4-2