8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89180 Series

MB89181/182/183/P185/PV180

DESCRIPTION

The MB89180 series has been developed as a general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.


In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, timers, a serial interface, a remote control transmission output, external interrupts, an LCD controller/driver, and a watch prescaler.

*: F²MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

- F²MC-8L family CPU core
- Dual-clock control system
- High speed operation at low voltage
- Minimum execution time: 0.95 μs/2.7 V, 1.33 μs/2.2 V
- I/O ports: max. 64 channels
- 21-bit time-base timer
- 8/16-bit timer/counter: 1 channel (8 bits × 2 channels)
- 8-bit serial I/O: 1 channel
- LCD controller/driver: max. 32 segments outputs × 4 commons

(Continued)



(Continued)

- Remote control transmission output
- Buzzer output
- Watch prescaler (15 bits)
- External interrupts (wake-up function) Four independent channels with edge detection function plus eight "L" level-interrupt channels

■ PRODUCT LINEUP

| Part number | MB89181 | MB89182 | MB89183 | MB89P185 | MB89PV180 | |
|--|---|--|--|--|--|--|
| Parameter | | | | | | |
| Classification | | ss production proc nask ROM produc | | One-time PROM product | Piggyback/ evaluation product (for evaluation and development) | |
| ROM size | 4 K × 8 bits (internal mask ROM) | 6 K × 8 bits (internal mask ROM) | 8 K × 8 bits (internal mask ROM) | 16K × 8 bits (internal PROM, programming with general- purpose EPROM programmer) | 32 K × 8 bits (external ROM) | |
| RAM size | 128×8 bits | | 256×8 bits | | 512×8 bits | |
| CPU functions Ports | Number of instructions: 136 Instruction bit length: 8 bits Instruction length: 1 to 3 bytes Data bit length: 1, 8, 16 bits Minimum execution time: 0.95 µs/4.2 MHz Interrupt processing time: 8.57 µs/4.2 MHz I/O ports (N-ch open drain): 8 (6 ports also serve as peripherals, and 3 ports are a heavy-current drive type.) Output ports (N-ch open drain): 18 (16 ports also serve as segment pins*1, and 2 ports) | | | | | |
| | I/O ports (CMOS):serve as booster capacitor connection pins.)I/O ports (CMOS):16 (12 ports also serve as an external interrupt, and 8 ports also serve as segment pins*1.)Output port (CMOS):1 (also serves as a remote control pin.)Total:43 (max.) | | | | | |
| 8/16-bit timer/ counter | 8-bit timer/counter \times 2 channels or 16-bit event counter \times 1 channel | | | | | |
| 8-bit serial I/O | 8 bits LSB first/MSB first selectability | | | | | |
| LDC controller/driver | Common output:4 (COM2 and COM3 also serve as output ports.)Segment output:32 (max.)*1Bias power supply pins:3LCD display RAM size:32 × 4 bitsDividing resistor for LCD driving (external resistor selectability) | | | | | |
| External interrupt (wake-up function) | 4 | | election, also serveles (only for a leve | | 5.)* ¹ | |

(Continued)

| Part number Parameter | MB89181 | MB89182 | MB89183 | MB89P185 | MB89PV180 | |
|------------------------------------|---|----------------|--------------------|-------------------|-----------|--|
| Buzzer output | | 1 (7 frequency | types are selectal | ole by software.) | | |
| Remote control transmission output | 1 (pulse width and cycle are selectable by software.) | | | | | |
| Standby mode | Sleep mode, stop mode, and watch mode | | | | | |
| Process | CMOS | | | | | |
| Operating voltage*2 | 2.2 V*3 to 6.0 V 2.7 V to 6.0 V | | | | to 6.0 V | |
| EPROM for use | MBM27C256A- (LCC package | | | | | |

*1: Selected by the mask option. See section "■ Mask Options."

*2: Varies with conditions such as the operating frequency and the connected ICE. (See section "■ Electrical Characteristics.")

*3: The operation at less than 2.2 V is assured separately. Please contact FUJITSU LIMITED.

■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89181 MB89182 MB89183 | MB89P185 | MB89PV180 |
|-------------|-------------------------------|----------|-----------|
| FPT-64P-M06 | 0 | 0 | × |
| FPT-64P-M09 | 0 | 0 | × |
| FPT-64P-M03 | 0 | × | × |
| MQP-64C-P01 | × | × | 0 |

 \bigcirc : Available \times : Not available

Note: For more information about each package, see section " Package Dimensions."

DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89181, addresses 0140H and later of the register bank cannot be used. On the MB89182, MB89183, and MB89P185 microcontrollers, addresses 0180H and later of the register bank cannot be used.
- On the MB89P185, addresses BFF0_H to BFF5_H comprise the option setting area, option settings can be read by reading these addresses.
- The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

- In the case of the MB89PV180, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see section "■ Electrical Characteristics.")

3. Mask Options


Functions that can be selected as options and how to designate these options vary by the product.


Before using options check section "
Mask Options."


Take particular care on the following point:


• Options are fixed on the MB89PV180 except the segment output selection.

PIN ASSIGNMENT









| Pin no. | Pin name |
|---------|----------|---------|----------|---------|----------|---------|----------|
| 65 | N.C. | 73 | A2 | 81 | N.C. | 89 | ŌĒ |
| 66 | Vpp | 74 | A1 | 82 | O4 | 90 | N.C. |
| 67 | A12 | 75 | A0 | 83 | O5 | 91 | A11 |
| 68 | A7 | 76 | N.C. | 84 | O6 | 92 | A9 |
| 69 | A6 | 77 | 01 | 85 | 07 | 93 | A8 |
| 70 | A5 | 78 | 02 | 86 | O8 | 94 | A13 |
| 71 | A4 | 79 | O3 | 87 | CE | 95 | A14 |
| 72 | A3 | 80 | Vss | 88 | A10 | 96 | Vcc |

N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

| Pin | no. | Circuit | | |
|---|---|---|-----------------|---|
| QFP ^{*1} SQFP ^{*3} | QFP ^{*2} MQFP ^{*4} | Pin name | Circuit type | Function |
| 39 | 40 | X0 | Α | Main clock crystal oscillator pins |
| 38 | 39 | X1 | | CR oscillation selectability (only for the mask ROM products) |
| 40 | 41 | MODA | С | Operating mode selection pin Connect directly to Vss. |
| 43 | 44 | RST | D | Reset I/O pin This pin is an N-ch open drain output type with a pull- up resistor, and hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L". |
| 44 to 51 | 45 to 52 | P07/INT27 to P00/INT20 | E | General-purpose I/O ports Also serve as external interrupt 2 input (wake-up function). External interrupt 2 input is hysteresis input. |
| 21 to 23 | 22 to 24 | P10/INT10/ SEG24 to P12/INT12/ SEG26 | E/K | General-purpose I/O ports Also serve as external interrupt 1 input. The interrupt 1 input is a hysteresis type. Also serve as LCD controller/driver segment output. |
| 25 | 26 | P13/INT13/ SEG27 | | Switching is done by the mask option. |
| 26 to 29 | 27 to 30 | P14/SEG28 to P17/SEG31 | F/K | General-purpose I/O ports Also serve as LCD controller/driver segment output. Switching is done by the mask option. |
| 37 | 38 | P20/EC | Н | General-purpose N-ch open-drain I/O port Also serves as the external clock input for the 8-bit timer counter. The resource is a hysteresis input type. |
| 36 | 37 | P21 | I | General-purpose N-ch open-drain I/O port |
| 35 | 36 | P22/TO | I | General-purpose N-ch open-drain I/O port Also serves as the 8-bit timer/counter output |
| 34 | 35 | P23/SI | Н | General-purpose N-ch open-drain I/O port Also serves as the data input for the 8-bit serial I/O. The resource is a hysteresis input type. |
| 33 | 34 | P24/SO | I | General-purpose N-ch open-drain I/O port Also serves as the data output for the 8-bit serial I/O. |
| 32 | 33 | P25/SCK | Н | General-purpose N-ch open-drain I/O port Also serves as the clock I/O for the 8-bit serial I/O. The resource is a hysteresis input type. |

*1: FPT-64P-M09

*2: FPT-64P-M06

*3: FPT-64P-M03

*4: MQP-64C-P01

(Continued)

| Pin | no. | | Circuit | |
|---|---|---------------------------|-----------------|---|
| QFP ^{*1} SQFP ^{*3} | QFP ^{*2} MQFP ^{*4} | Pin name | Circuit type | Function |
| 31 | 32 | P26 | I | General-purpose N-ch open-drain I/O port |
| 30 | 31 | P27/BUZ | I | General-purpose N-ch open-drain I/O port Also serves as a buzzer output. |
| 52 | 53 | P30/RCO | G | General-purpose output-only port Also serves as a remote control transmission output pin. |
| 13 to 20 | 14 to 21 | P50/SEG16 to P57/SEG23 | J/K | N-ch open-drain type general-purpose output ports Also serve as LCD controller/driver segment output |
| 5 to 12 | 6 to 13 | P40/SEG8 to P47/SEG15 | J/K | pins. Switching is done by the mask option. |
| 61 to 64, 1 to 4 | 62 to 64, 1 to 5 | SEG7 to SEG0 | К | LCD controller/driver segment output-only pins |
| 57, 58 | 58, 59 | COM3/P32, COM2/P31 | L | N-ch open-drain type general-purpose output ports Also serve as LCD controller/driver common output pins. |
| 59, 60 | 60, 61 | COM1, COM0 | К | LCD controller/driver common output-only pins |
| 53, 54, 55 | 54, 55, 56 | V1, V2, V3 | _ | LCD driving power supply pins |
| 42 | 43 | X0A | В | Subclock crystal oscillator pins (32.768 kHz) |
| 41 | 42 | X1A | | |
| 56 | 57 | Vcc | | Power supply pin |
| 24 | 25 | Vss | | Power supply (GND) pin |

*1: FPT-64P-M09

*2: FPT-64P-M06


*3: FPT-64P-M03


*4: MQP-64C-P01

| Pin no. | Pin name | I/O | Function |
|--|---|-----|--|
| 66 | Vpp | 0 | "H" level output pin |
| 67 68 69 70 71 72 73 74 75 | A12 A7 A6 A5 A4 A3 A2 A1 A0 | Ο | Address output pins |
| 77 78 79 | 01 02 03 | I | Data input pins |
| 80 | Vss | 0 | Power supply (GND) pin |
| 82 83 84 85 86 | 04 05 06 07 08 | I | Data input pins |
| 87 | CE | 0 | ROM chip enable pin Outputs "H" during standby. |
| 88 | A10 | 0 | Address output pin |
| 89 | ŌE | 0 | ROM output enable pin Outputs "L" at all times. |
| 91 92 93 | A11 A9 A8 | 0 | Address output pins |
| 94 | A13 | 0 | |
| 95 | A14 | 0 | |
| 96 | Vcc | 0 | EPROM power supply pin |
| 65 76 81 90 | N.C. | | Internally connected pins Be sure to leave them open. |

• External EPROM pins (MB89PV180 only)

■ I/O CIRCUIT TYPE





■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "
Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

■ PROGRAMMING TO THE EPROM ON THE MB89P875


The MB89P185 is an OTPROM version of the MB89180 series.

1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in the EPROM mode is diagrammed below.



3. Programming to the EPROM


In EPROM mode, the MB89P185 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

• Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000_H to 7FFF_H (note that addresses C000_H to FFFF_H in operating mode assign to 4000_H to 7FFF_H in EPROM mode). Program to 4000_H to 7FFF_H with the EPROM programmer.
- (3) Load option data into addresses 3FF0H to 3FF5H of the EPROM programmer. (For information about each corresponding option, see "7. PROM Option Bit Map.") Program to 3FF0H to 3FF5H with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Socket Adapter

| Package | Compatible socket adapter |
|-------------|---------------------------|
| FPT-64P-M09 | ROM-64QF2-28DP-8L2 |
| FPT-64P-M06 | ROM-64QF-28DP-8L3 |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

Note: Depending on the EPROM programmer, inserting a capacitor of about 0.1 µF between VPP and Vss or Vcc and Vss can stabilize programming operations.

7. PROM Option Bit Map

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

| | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|----------|----------|---------------------------|---------------------|----------|---------------------------|---|--------------------------|
| | Vacancy | Vacancy | Oscillation stabili | zation delay time | Vacancy | Reset pin | Clock mode | |
| 3FF0н | Readable | Readable | WTM1 See " ■ Ma | WTM0 sk Options" | Readable | output 1: Yes 0: No | selection 1: Dual clock 0: Single clock | reset 1: Yes 0: No |
| 3FF1н | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up |
| | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No |
| | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes |
| 3FF2н | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
| | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up |
| | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No |
| | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes |
| 3FF3⊦ | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy |
| | Readable | Readable | Readable | Readable | Readable | Readable | Readable | Readable |
| 3FF4⊦ | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy |
| | Readable | Readable | Readable | Readable | Readable | Readable | Readable | Readable |
| 3FF5⊦ | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy |
| | Readable | Readable | Readable | Readable | Readable | Readable | Readable | Readable |

Notes: • Set each bit to 1 to erase.

• Do not write 0 to the vacant bit.

The read value of the vacant bit is 1, unless 0 is written to it.

 \bullet Address 3FF6 $\!\scriptscriptstyle H$ cannot be read and should not be accessed.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV

2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Adapter socket part number | | |
|-------------------|----------------------------|--|--|
| LCC-32(Rectangle) | ROM-32LC-28DP-YG | | |
| LCC-32(Square) | ROM-32LC-28DP-S | | |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

3. Memory Space


Memory space in each mode is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000H to 7FFFH.
- (3) Program to 4000_{H} to $7FFF_{\text{H}}$ with the EPROM programmer.


BLOCK DIAGRAM



CPU CORE

1. Memory Space


The microcontrollers of the MB89180 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89180 series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:


| Program counter (PC): | A 16-bit register for indicating instruction storage positions |
|----------------------------|--|
| Accumulator (A): | A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used. |
| Temporary accumulator (T): | A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used. |
| Index register (IX): | A 16-bit register for index modification |
| Extra pointer (EP): | A 16-bit pointer for indicating a memory address |
| Stack pointer (SP): | A 16-bit register for indicating a stack area |
| Program status (PS): | A 16-bit register for storing a register pointer, a condition code |



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
|-----|-----|-----------------|--------------------|
| 0 | 0 | 1 | High |
| 0 | 1 | | |
| 1 | 0 | 2 | |
| 1 | 1 | 3 | Low = no interrupt |


- N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.
- Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.
- V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 8 banks can be used on the MB89181 (RAM 128×8 bits) and a total of 16 banks can be used on the MB89182/183 (RAM 256×8 bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.



■ I/O MAP

| Address | Read/write | Register name | Register description |
|------------|------------|---------------|--|
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (VV) | DDR1 | Port 1 data direction register |
| 04н | (R/W) | PDR2 | Port 2 data register |
| 05н | (VV) | DDR2 | Port 2 data direction register |
| 06н | | | Vacancy |
| 07н | (R/W) | SYCC | System clock control register |
| 08н | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| 0Ан | (R/W) | TBTC | Time-base timer control register |
| 0Вн | (R/W) | WPCR | Watch prescaler control register |
| ОСн | (R/W) | PDR3 | Port 3 data register |
| 0Dн | | | Vacancy |
| 0Ен | (R/W) | PDR4 | Port 4 data register |
| 0Fн | (R/W) | PDR5 | Port 5 data register |
| 10н | (R/W) | BZCR | Buzzer register |
| 11н | | | Vacancy |
| 12н | | | Vacancy |
| 13н | | | Vacancy |
| 14н | (R/W) | RCR1 | Remote control transmission control register 1 |
| 15н | (R/W) | RCR2 | Remote control transmission control register 2 |
| 16н | | | Vacancy |
| 17н | | | Vacancy |
| 18н | (R/W) | T2CR | Timer 2 control register |
| 19н | (R/W) | T1CR | Timer 1 control register |
| 1Ан | (R/W) | T2DR | Timer 2 data register |
| 1Bн | (R/W) | T1DR | Timer 1 data register |
| 1Сн | (R/W) | SMR1 | Serial mode register |
| 1Dн | (R/W) | SDR1 | Serial mode register |
| 1Eн to 2Fн | | | Vacancy |

(Continued)

| Address | Read/write | Register name | Register description |
|--------------|------------|---------------|--|
| 30н | (R/W) | EIE1 | External interrupt 1 enable register |
| 31н | (R/W) | EIF1 | External interrupt 1 flag register |
| 32н | (R/W) | EIE2 | External interrupt 2 enable register |
| 33н | (R/W) | EIF2 | External interrupt 2 flag register |
| 34н to 5Fн | | | Vacancy |
| 60н to 6Fн | (R/W) | VRAM | Display data RAM |
| 70н to 71н | | | Vacancy |
| 72н | (R/W) | LCR1 | LCD controller/driver control register 1 |
| 73н to 7Вн | | | Vacancy |
| 7Сн | (W) | ILR1 | Interrupt level setting register 1 |
| 7Dн | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7 F н | | | Vacancy |

(Continued)

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = 0.0 V)

| Deremeter | Symbol | Va | lue | Unit | Remarks |
|--|-----------------|-----------------|-----------|------|---|
| Parameter | Symbol | Min. | Max. | Unit | Remarks |
| Power supply voltage | Vcc | Vss-0.3 | Vss + 7.0 | V | |
| LCD power supply voltage | V1 to V3 | Vss-0.3 | Vss + 7.0 | V | V1 to V3 must not exceed Vcc. |
| Input voltage | VI1 | Vss-0.3 Vcc+0.3 | | V | V ₁₁ must not exceed Vss + 7.0 V. Except P20 to P27 without a pull- up resistor |
| | V ₁₂ | Vss-0.3 | Vss + 7.0 | V | P20 to P27 without a pull-up resistor |
| Output voltage | Vo1 | Vss-0.3 | Vcc + 0.3 | V | V_{01} must not exceed Vss + 7.0 V. Except P20 to P27, P40 to P47, and P50 to P57 without a pull-up resistor |
| | V _{O2} | Vss-0.3 | Vss + 7.0 | V | P20 to P27, P40 to P47, and P50 to P57 without a pull-up resistor |
| "L" level output current | | _ | 10 | mA | Except P21, P26, P27, and power supply pins |
| | | _ | 20 | mA | P21, P26, and P27 |
| "L" level average output current | IOLAV1 | | 4 | mA | Average value (operating current × operating rate) Except P21, P26, P27, and power supply pins |
| | IOLAV2 | | 8 | mA | Average value (operating current × operating rate) P21, P26, and P27 |
| "L" level total output current | ΣIOL | — | 80 | mA | |
| "L" level total average output current | ΣΙοιαν | | 40 | mA | Average value (operating current × operating rate) |
| "H" level output current | Іон1 | — | -5 | mA | Except P30 and power supply pins |
| | Іон2 | | -10 | mA | P30 |

(Continued)

(Continued)

(Vss = 0.0 V)

| Parameter | Symbol | Va | lue | Unit | Remarks | |
|--|--------|------|------|------|---|--|
| Farameter | Symbol | Min. | Max. | Unit | Remarks | |
| "H" level average output current | Іонаv1 | | -2 | mA | Average value (operating current × operating rate) Except P30 and power supply pins | |
| | Іонаv2 | | -4 | mA | Average value (operating current × operating rate) P30 | |
| "H" level total output current | ∑Іон | | -20 | mA | | |
| "H" level total average output current | ΣІонаν | | -10 | mA | Average value (operating current × operating rate) | |
| Power consumption | PD | | 300 | mW | | |
| Operating temperature | TA | -40 | +85 | °C | | |
| Storage temperature | Tstg | -55 | +150 | °C | | |

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

(Vss = 0.0 V)

| Parameter | Symbol | Va | lue | Unit | Remarks | | | |
|------------------------------|----------|-------|-------|------|--|--|--|--|
| Falameter | Symbol | Min. | Max. | Onit | iteniai KS | | | |
| | | 2.2*1 | 6.0 | V | Guaranteed normal operation range, applicable to the mask ROM products | | | |
| Power supply voltage | Vcc | 2.7*1 | 6.0 | V | MB89P185/PV180 | | | |
| | | 1.5 | 6.0 | V | RAM data holding assurance range in stop mode | | | |
| Power supply voltage for LCD | V1 to V3 | Vss | Vcc*2 | V | V1 to V3 pins | | | |
| Operating temperature | TA | -40 | +85 | °C | | | | |

*1: The minimum operating power supply voltage varies with the operating frequency and execution time (instruction cycle).

*2: The liquid-crystal power supply range and optimum value vary depending on the characteristics of the liquidcrystal display element used.




Figure 1 Operating Voltage vs. Main Clock Operating Frequency

3. DC Characteristics

| | | | | - 10.0 1,7 | Value | s = 0.0 V, | | |
|---|--------|--|------------------|--------------------------|-------|--------------|------|------------------------------|
| Parameter | Symbol | Pin | Condition | Min. | Тур. | Max. | Unit | Remarks |
| "II" lovel is put | VIH | P00 to P07, P10 to P17, P20 to P27 | | 0.7 Vcc | _ | Vcc + 0.3 | V | CMOS input |
| "H" level input voltage | Vihs | RST, MODA, EC, SI, SCK, INT10 to INT13, INT20 to INT27 | | 0.8 Vcc | _ | Vcc + 0.3 | V | Hysteresis input |
| "I" lovel is not | VIL | P00 to P07, P10 to P17, P20 to P27 | | Vss – 0.3 | _ | 0.3 Vcc | V | CMOS input |
| "L" level input voltage | Vils | RST, MODA, EC, SI, SCK, INT10 to INT13, INT20 to INT27 | | V _{SS} – 0.3 | _ | 0.2 Vcc | V | Hysteresis input |
| Open-drain output pin application voltage | VD | P20 to P27, P40 to P47, P50 to P57 | | V _{ss} – 0.3 | _ | Vss + 6.0 | V | Without pull-up resistor |
| "H" level output | Vон1 | P00 to P07, P10 to P17 | Іон = -2.0 mA | 2.4 | _ | _ | V | |
| voltage | Vон2 | P30 | Іон = –6.0 mA | 4.0 | | | V | |
| "L" level output voltage | Vol | P00 to P07, P10 to P17, P20, P22 to P25, P30 to P32, P40 to P47, P50 to P57 | IoL = +1.8 mA | | _ | 0.4 | V | |
| | Vol2 | P21, P26, P27 | lo∟ = +8.0 mA | | | 0.4 | V | |
| | Vol3 | RST | lo∟ = +4.0 mA | — | | 0.4 | V | |
| Input leakage current | ILI1 | MODA, P00to P07, P10 to P17, P30 to P32 | 0.0 V < Vı < Vcc | _ | _ | ±5 | μΑ | Without pull- up resistor |
| (Hi-z output leakagecurrent) | Ili2 | P20 to P27, P40 to P47, P50 to P57 | 0.0 V < VI < 6 V | _ | _ | ±1 | μA | Without pull- up resistor |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, RST | V1 = 0.0 V | 25 | 50 | 100 | kΩ | Without pull-up resistor |
| Common output impedance | Rvсом | COM0 to COM3 | V1 to V3 = 5.0 V | | | 2.5 | kΩ | |
| Segment output impedance | Rvseg | SEG0 to SEG31 | V1 to V3 = 5.0 V | _ | _ | 15 | kΩ | |

<u>~ /</u> **١**/ 1000

(Continued)

(Continued)

| | | | | | Value | | | 0°C to +85°0 |
|--|--------|---|--|------|-------|------|----------|-------------------------------|
| Parameter | Symbol | Pin | Condition | Min. | Тур. | Max. | Unit | Remarks |
| LCD divided resistor value | RLCD | _ | Between Vcc and Vss | 300 | 500 | 750 | kΩ | |
| LCD controller/ driver leakage current | | V1 to V3, COM0 to COM3, SEG0 to SEG31 | _ | _ | | ±1 | μA | |
| Icc1 Icc2 IccL | Icc1 | | F _{CH} = 4.2 MHz V _{CC} = 5.0 V t_{inst}^{2} = 0.95 µs • Main clock | _ | 3.0 | 4.5 | mA | MB89181/ 182/183/ PV180 |
| | | • Main clock operation mode | — | 3.8 | 6.0 | mA | MB89P185 | |
| | Icc2 | - | FCH = 4.2 MHz VCC = 3.0 V t _{inst^{*2}} = 15.2 µs • Main clock | | 0.25 | 0.4 | mA | MB89181/ 182/183/ PV180 |
| | | | operation mode | | 0.85 | 1.4 | mA | MB89P185 |
| | IccL | | $F_{CL} = 32.768$ kHz $V_{CC} = 3.0 V$ $t_{inst}^{*2} = 61 \mu s$ | | 0.05 | 0.1 | mA | MB89181/ 182/183/ PV180 |
| | | | Subclock operation mode | _ | 0.65 | 1.1 | mA | MB89P185 |
| Power supply current ^{*2} | Iccs1 | Vcc | $\label{eq:Fch} \begin{array}{l} F_{CH} = 4.2 \; MHz \\ V_{CC} = 5.0 \; V \\ t_{inst}^{*2} = 0.95 \; \mu s \\ \bullet \; Main \; clock \\ sleep \; mode \end{array}$ | _ | 0.8 | 1.2 | mA | |
| | Iccs2 | | $\label{eq:Fch} \begin{array}{l} F_{CH} = 4.2 \; MHz \\ V_{CC} = 3.0 \; V \\ t_{inst}^{*2} = 15.2 \; \mu s \\ \bullet \; Main \; clock \\ \; sleep \; mode \end{array}$ | | 0.2 | 0.3 | mA | |
| | IccsL | | $\label{eq:Fcl} \begin{array}{l} \mbox{Fcl} = 32.768 \mbox{ kHz} \\ \mbox{Vcc} = 3.0 \mbox{ V} \\ \mbox{t}_{inst}^{*2} = 61 \mu s \\ \mbox{ \bullet Subclock mode} \end{array}$ | _ | 25 | 50 | μA | |
| Ісст Іссн | Ісст | | FcL = 32.768 kHz Vcc = 3.0 V • Watch mode | _ | 10 | 15 | μA | |
| | leeu | | $T_{A} = +25^{\circ}C$ $V_{CC} = 5.0 V$ | | 0.1 | 1 | μA | MB89181/ 182/183 |
| | ICCH | | • Stop mode | | 0.1 | 10 | μA | MB89PV18 0/P185 |
| Input capacitance | CIN | Other Vcc and Vss | f = 1 MHz | | 10 | | pF | |

*1: The measurement conditions of power supply current are as follows: the external clock, open output pins, and the external LCD dividing resistor. In the case of the MB89PV180, the current consumed by the connected EPROM and ICE is not included.

*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."


Note: For pins which serve as the segment (SEG8 to SEG31) and ports (P10 to P17, P40 to P47, and P50 to P57), see the port parameter when these pins are used as ports and the segment parameter when they are used as segment pins.

4. AC Characteristics

(1) Reset Timing

 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Condition | Valu | he | Unit | Remarks |
|---------------------|---------------|-----------|------------------|------|------|---------|
| Parameter | Symbol | condition | Min. | Max. | Unit | Remarks |
| RST "L" pulse width | t zlzh | | 48 t HCYL | _ | ns | |




(2) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


| Parameter | Symbol | mbol Condition | | ue | Unit | Remarks |
|---------------------------|------------|----------------|-----------|----|-------------|------------------------------|
| Farameter | Symbol | Condition | Min. Max. | | i ciliai kā | |
| Power supply rising time | t R | | — | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff | | 1 | | ms | Due to repeated operations |


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

| | | | | | (Vss = 0.0) |) V, IA = | $=-40^{\circ}C$ to $+85^{\circ}C$) | |
|---|------------------------|----------|------|--------|-------------|-----------|-------------------------------------|--|
| Parameter | Symbol | Pin | | Value | | Unit | Remarks | |
| Farameter | Symbol | • ••• | Min. | Тур. | Max. | Unit | itemarks | |
| Clock frequency | Fсн | X0, X1 | 1 | | 4.2 | MHz | Main clock | |
| Clock frequency | Fc∟ | X0A, X1A | _ | 32.768 | _ | kHz | Subclock | |
| Cleak avala time | t HCYL | X0, X1 | 238 | _ | 1000 | ns | Main clock | |
| Clock cycle time | t LCYL | X0A, X1A | _ | 30.5 | _ | μs | Subclock | |
| Input clock pulse width | Р _{WH} РwL | XO | 20 | _ | _ | ns | | |
| Input clock pulse width | Pwhl Pwll | X0A | _ | 15.2 | _ | μs | External clock | |
| Input clock pulse rising/ falling time | tcr tcr | X0, X0A | _ | | 10 | ns | | |





(4) Instruction Cycle


| Parameter | Symbol | Value (typical) | Unit | Remarks |
|--------------------------|--------|------------------------------|------|--|
| Instruction cycle | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн | μs | (4/F _{CH}) $t_{inst} = 0.95 \ \mu s$ when operating at F _{CH} = 4.2 MHz |
| (minimum execution time) | unst | 2/FcL | μs | t_{inst} = 61.036 μs when operating at FcL = 32.768 kHz |

(5) Serial I/O Timing

| Demonster | Cymhol | Dim | Condition | Valu | le | Unit | Demerke |
|---|---------------|---------|---------------------------|-------------------------|------|------|---------|
| Parameter | Symbol | Pin | Condition | Min. | Max. | Unit | Remarks |
| Serial clock cycle time | tscyc | SCK | | 2 t _{inst} * | _ | μs | |
| $SCK \downarrow \to SO$ time | tslov | SCK, SO | Internal shift | -200 | 200 | ns | |
| Valid SI \rightarrow SCK \uparrow | tıvsн | SI, SCK | clock mode | 0.5 tinst* | _ | μs | |
| SCK $\uparrow \rightarrow$ valid SI hold time | tsніх | SCK, SI | | 0.5 tinst* | _ | μs | |
| Serial clock "H" pulse width | t shsl | SCK | | 1 tinst* | _ | μs | |
| Serial clock "L" pulse width | t slsh | SCK | | 1 tinst* | _ | μs | |
| $SCK \downarrow \to SO$ time | tslov | SCK, SO | External shift clock mode | 0 | 200 | ns | |
| Valid SI \rightarrow SCK \uparrow | tıvsн | SI, SCK | | 0.5 t inst* | _ | μs | |
| SCK $\uparrow \rightarrow$ valid SI hold time | tsніх | SCK, SI | | 0.5 t _{inst} * | | μs | |

(Vcc = +5.0 V \pm 10%, AVss = Vss= 0.0 V, T_A = -40°C to +85°C)

* : For information on tinst, see "(4) Instruction Cycle."




(6) Peripheral Input Timing

| | 1 | $(Vcc = +5.0 V \pm 10\%, AV)$ | , | 1 = -40 | Remarks | |
|------------------------------------|--------|-------------------------------|----------|---------|---------|--------|
| Parameter | Symbol | Pin | Value | | | Unit |
| | | | Min. | Max. | | Kemuno |
| Peripheral input "H" pulse width 1 | tiliH1 | INT10 to INT13, EC | 1 tinst* | _ | μs | |
| Peripheral input "L" pulse width 1 | tiHiL1 | INT10 to INT13, EC | 1 tinst* | _ | μs | |
| Peripheral input "H" pulse width 2 | tilih2 | INT20 to INT27 | 2 tinst* | | μs | |
| Peripheral input "L" pulse width 2 | tIHIL2 | INT20 to INT27 | 2 tinst* | | μs | |


(Vcc = +5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = -40°C to +85°C)

* : For information on tinst, see "(4) Instruction Cycle."





■ EXAMPLE CHARACTERISTICS

(1) "L" level Output Voltage




(2) "H" level Output Voltage






(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)




(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)


(5) Power Supply Current (External Clock)








(Continued)



(6) Pull-up Resistance Value



■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

| Symbol | Meaning |
|--------|---|
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| #vct | Vector table number (3 bits) |
| #d8 | Immediate data (8 bits) |
| #d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| Т | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| ТН | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

Table 1 Instruction Symbols

| (Continued) | |
|-------------|--|
| (Continued) | |

| Symbol | Meaning |
|---------|---|
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, i = 0 to 7) |
| × | Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| (×) | Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| ((×)) | The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
|-------------|--|
| ~: | Number of instructions |
| #: | Number of bytes |
| Operation: | Operation of an instruction |
| TL, TH, AH: | A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following: |
| | "-" indicates no change. dH is the 8 upper bits of operation description data. AL and AH must become the contents of AL and AH immediately before the instruction is executed. 00 becomes 00. |
| N, Z, V, C: | An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag. |
| OP code: | Code of an instruction. If an instruction is more than one code, it is written according to the following rule: |
| | Example: 48 to $4F \leftarrow$ This indicates 48, 49, 4F. |

| Mnemonic | ~ | # | Operation | TL | TH | AH | NZVC | OP code |
|------------------|---|-----|--|----|----|----|------|----------|
| MOV dir,A | 3 | 2 | $(dir) \leftarrow (A)$ | _ | _ | _ | | 45 |
| MOV @IX +off,A | 4 | 2 | $((IX) + off) \leftarrow (A)$ | _ | _ | — | | 46 |
| MOV ext,A | 4 | 3 | $(ext) \leftarrow (A)$ | _ | _ | — | | 61 |
| MOV @EP,A | 3 | 1 | ((EP)) ← (A) | _ | _ | — | | 47 |
| MOV Ri,A | 3 | 1 | $(Ri) \leftarrow (A)$ | _ | - | — | | 48 to 4F |
| MOV A,#d8 | 2 | 2 | $(A) \leftarrow dB$ | AL | _ | — | + + | 04 |
| MOV A,dir | 3 | 2 | $(A) \leftarrow (dir)$ | AL | _ | — | + + | 05 |
| MOV A,@IX +off | 4 | 2 | $(A) \leftarrow ((IX) + off)$ | AL | - | - | ++ | 06 |
| MOV A,ext | 4 | 3 | $(A) \leftarrow (ext)$ | AL | _ | — | + + | 60 |
| MOV A,@A | 3 | 1 | $(A) \leftarrow ((A))$ | AL | _ | — | ++ | 92 |
| MOV A,@EP | 3 | 1 | $(A) \leftarrow ((EP))$ | AL | - | - | ++ | 07 |
| MOV A,Ri | 3 | 1 | $(A) \leftarrow (Ri)$ | AL | - | - | ++ | 08 to 0F |
| MOV dir,#d8 | 4 | 3 | $(dir) \leftarrow d8$ | _ | _ | — | | 85 |
| MOV @IX +off,#d8 | 5 | 3 | $((IX) + off) \leftarrow d8$ | _ | - | - | | 86 |
| MOV @EP,#d8 | 4 | 2 | ((EP)) ← d8 | _ | - | - | | 87 |
| MOV Ri,#d8 | 4 | 2 | $(Ri) \leftarrow d8$ | _ | - | — | | 88 to 8F |
| MOVW dir,A | 4 | 2 | $(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$ | _ | - | _ | | D5 |
| MOVW @IX +off,A | 5 | 2 | $((IX) + off) \leftarrow (AH),$ | _ | - | _ | | D6 |
| | | | $((IX) + off + 1) \leftarrow (AL)$ | | | | | |
| MOVW ext,A | 5 | 3 | $(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$ | _ | - | _ | | D4 |
| MOVW @EP,A | 4 | 1 | ((EP)) ← (ÁH),((EP) + 1) ← (AL) | _ | - | _ | | D7 |
| MOVW EP,A | 2 | 1 | $(EP) \leftarrow (A)$ | _ | - | _ | | E3 |
| MOVW A,#d16 | 3 | 3 | $(A) \leftarrow d16$ | AL | AH | dH | ++ | E4 |
| MOVW A,dir | 4 | 2 | $(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$ | AL | AH | dH | ++ | C5 |
| MOVW A,@IX +off | 5 | 2 | $(AH) \leftarrow ((IX) + off),$ | AL | AH | dH | ++ | C6 |
| , | - | | $(AL) \leftarrow ((IX) + off + 1)$ | | | | | |
| MOVW A,ext | 5 | 3 | $(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$ | AL | AH | dH | ++ | C4 |
| MOVW A,@A | 4 | 1 | $(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$ | AL | AH | dH | ++ | 93 |
| MOVW A,@EP | 4 | 1 | $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$ | AL | AH | dH | ++ | C7 |
| MOVW A,EP | 2 | 1 | $(A) \leftarrow (EP)$ | _ | _ | dH | | F3 |
| MOVW EP,#d16 | 3 | 3 | $(\acute{EP}) \leftarrow d16$ | _ | _ | _ | | E7 |
| MOVW IX,A | 2 | 1 | $(IX) \leftarrow (A)$ | _ | _ | _ | | E2 |
| MOVW A,ÍX | 2 | 1 | $(A) \leftarrow (IX)$ | _ | _ | dH | | F2 |
| MOVW SP,A | 2 | 1 | $(SP) \leftarrow (A)$ | _ | _ | _ | | E1 |
| MOVW A,SP | 2 | 1 | $(A) \leftarrow (SP)$ | _ | _ | dH | | F1 |
| MOV @A,T | 3 | 1 | $((A)) \rightarrow (T)$ | _ | _ | _ | | 82 |
| MOVW @A,T | 4 | 1 | $((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$ | _ | _ | _ | | 83 |
| MOVW IX,#d16 | 3 | 3 | $(IX) \leftarrow d16$ | _ | _ | _ | | E6 |
| MOVW A,PS | 2 | 1 | $(A) \leftarrow (PS)$ | _ | _ | dH | | 70 |
| MOVW PS,A | 2 | 1 | $(PS) \leftarrow (A)$ | _ | _ | _ | ++++ | 71 |
| MOVW SP,#d16 | 3 | 3 | $(SP) \leftarrow d16$ | _ | _ | _ | | E5 |
| SWAP | 2 | 1 | $(AH) \leftrightarrow (AL)$ | _ | _ | AL | | 10 |
| SETB dir: b | 4 | 2 | (dir): b \leftarrow 1 | _ | _ | _ | | A8 to AF |
| CLRB dir: b | 4 | 2 | (dir): $b \leftarrow 0$ | _ | _ | _ | | A0 to A7 |
| XCH A,T | 2 | 1 | $(AL) \leftrightarrow (TL)$ | AL | _ | _ | | 42 |
| XCHW A,T | 3 | | $(A) \leftrightarrow (T)$ | AL | AH | dH | | 43 |
| XCHW A,EP | 3 | | $(A) \leftrightarrow (EP)$ | _ | | dH | | 40 F7 |
| XCHW A,IX | 3 | | $(A) \leftrightarrow (IX)$ | _ | _ | dH | | F6 |
| XCHW A,SP | 3 | 1 | $(A) \leftrightarrow (SP)$ | _ | _ | dH | | F5 |
| MOVW A,PC | 2 | 1 | $(A) \leftarrow (PC)$ | _ | _ | dH | | F0 |
| | | · · | | | | | | 10 |

 Table 2
 Transfer Instructions (48 instructions)

Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | Mnemonic | ~ | # | Operation | TL | тн | AH | NZVC | OP code |
|--|-----------------|---|---|--|----|----|----|---------|----------|
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | | _ | _ | _ | ++++ | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | 2 | 2 | | - | _ | — | ++++ | 24 |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | ADDC A,dir | 3 | | $(A) \leftarrow (A) + (dir) + C$ | - | - | — | ++++ | 25 |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | ADDC A,@IX +off | 4 | 2 | $(A) \leftarrow (A) + ((IX) + off) + C$ | - | - | - | ++++ | 26 |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | ADDC A,@EP | 3 | 1 | $(A) \leftarrow (A) + ((EP)) + C$ | - | _ | — | ++++ | 27 |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | ADDCW A | 3 | 1 | $(A) \leftarrow (A) + (T) + C$ | - | - | dH | ++++ | 23 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | $(AL) \leftarrow (AL) + (TL) + C$ | - | _ | — | ++++ | 22 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | | - | - | — | ++++ | 38 to 3F |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | $(A) \leftarrow (A) - d8 - C$ | - | - | — | ++++ | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | SUBC A,dir | 3 | | $(A) \leftarrow (A) - (dir) - C$ | - | - | — | ++++ | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | SUBC A,@IX +off | 4 | 2 | $(A) \leftarrow (A) - ((IX) + off) - C$ | - | - | — | ++++ | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | SUBC A,@EP | | 1 | $(A) \leftarrow (A) - ((EP)) - C$ | - | _ | — | ++++ | 37 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | $(A) \leftarrow (T) - (A) - C$ | - | - | dH | ++++ | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | SUBC A | 2 | 1 | | - | - | — | ++++ | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 1 | (Ri) ← (Ri) + 1 | - | - | — | +++- | C8 to CF |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | $(EP) \leftarrow (EP) + 1$ | - | - | — | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | $(IX) \leftarrow (IX) + 1$ | - | - | — | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | 3 | | $(A) \leftarrow (A) + 1$ | - | - | dH | ++ | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | (Ri) ← (Ri) – 1 | - | - | — | +++- | D8 to DF |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | $(EP) \leftarrow (EP) - 1$ | - | - | — | | D3 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | - | | 1 | $(IX) \leftarrow (IX) - 1$ | - | - | — | | D2 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | $(A) \leftarrow (A) - 1$ | - | - | | ++ | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | | - | - | dH | | 01 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | $(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$ | dL | 00 | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | $(A) \leftarrow (A) \land (T)$ | - | - | dH | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | | - | - | | + + R – | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | - | - | dH | + + R – | |
| RORC A21 $\bigcirc C \rightarrow A$ ++-+03ROLC A21 $\bigcirc C \leftarrow A \leftarrow$ ++-+02CMP A,#d822(A) - d8++++14CMP A,@ir32(A) - (dir)++++15CMP A,@EP31(A) - ((ICP))++++17CMP A,Ri31(A) - ((IX) +off)++++16CMP A,Ri31(A) - (Ri)++++18 to 1FDAA21Decimal adjust for addition++++94XOR A21Decimal adjust for subtraction+++R52XOR A,#d822(A) \leftarrow (AL) \forall (dir)++R54XOR A,dir32(A) \leftarrow (AL) \forall (it)++R55XOR A,@IX +off42(A) \leftarrow (AL) \forall (it)++R56XOR A,@IX +off42(A) \leftarrow (AL) \forall (Ri)++R56XOR A,@IX +off42(A) \leftarrow (AL) \forall (Ri)++R56XOR A,@IX +off42(A) \leftarrow (AL) \forall (Ri)++R56XOR A,@IX +off42(A) \leftarrow (AL) \forall (Ri) | | 2 | 1 | | - | - | - | ++++ | |
| ROLC A21 $C \leftarrow A \leftarrow$ ++++02CMP A,#d822(A) - d8++++14CMP A,dir32(A) - (dir)++++15CMP A,@EP31(A) - ((EP))++++16CMP A,@IX +off42(A) - ((IX) +off)++++16CMP A,Ri31(A) - (Ri)++++18 to 1FDAA21Decimal adjust for addition++++94XOR A21Decimal adjust for subtraction+++R52XOR A,#d822(A) \leftarrow (AL) \forall (dir)++R54XOR A,@EP31(A) \leftarrow (AL) \forall (dir)++R55XOR A,@IX +off42(A) \leftarrow (AL) \forall (IX) +off)++R56XOR A,@IX +off42(A) \leftarrow (AL) \forall (Ri)++R58 to 5FAND A21(A) \leftarrow (AL) \land (Ri)++R62AND A,#d822(A) \leftarrow (AL) \land d8++R64 | | | 1 | (T) - (A) | - | - | - | ++++ | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | RORC A | 2 | 1 | $ ightarrow C \rightarrow A ightarrow $ | - | - | - | + + - + | 03 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | ROLC A | 2 | 1 | $-C \leftarrow A \leftarrow$ | _ | _ | _ | ++-+ | 02 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | CMP A,#d8 | 2 | 2 | (A) – d8 | _ | _ | _ | ++++ | 14 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | 3 | 2 | | _ | _ | _ | ++++ | 15 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | CMP A,@EP | 3 | 1 | (A) – ((EP)) | _ | _ | _ | ++++ | 17 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | 4 | 2 | (A) – ((IX) +off) | _ | _ | _ | ++++ | 16 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | CMP A,Ri | 3 | 1 | | _ | _ | _ | ++++ | 18 to 1F |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | DAA | 2 | 1 | , | _ | _ | _ | ++++ | 84 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | DAS | 2 | 1 | Decimal adjust for subtraction | _ | _ | _ | ++++ | 94 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | XOR A | | 1 | | _ | _ | _ | + + R – | 52 |
| XOR A,dir32 $(A) \leftarrow (AL) \forall (dir)$ ++55XOR A,@EP31 $(A) \leftarrow (AL) \forall ((EP))$ +++57XOR A,@IX +off42 $(A) \leftarrow (AL) \forall ((IX) + off)$ +++56XOR A,Ri31 $(A) \leftarrow (AL) \forall (Ri)$ +++56AND A21 $(A) \leftarrow (AL) \forall (Ri)$ ++R-585FAND A,#d822 $(A) \leftarrow (AL) \land d8$ ++R-64 | XOR A,#d8 | 2 | 2 | | _ | _ | _ | + + R – | 54 |
| XOR A, @IX +off42(A) \leftarrow (AL) \forall ((IX) +off)++56XOR A, Ri31(A) \leftarrow (AL) \forall (Ri)+++-58 to 5FAND A21(A) \leftarrow (AL) \land (TL)++R-62AND A,#d822(A) \leftarrow (AL) \land d8++R-64 | | 3 | 2 | $(A) \leftarrow (AL) \forall (dir)$ | _ | _ | _ | + + R – | 55 |
| XOR A, @IX +off42(A) \leftarrow (AL) \forall ((IX) +off)++56XOR A, Ri31(A) \leftarrow (AL) \forall (Ri)+++-58 to 5FAND A21(A) \leftarrow (AL) \land (TL)++R-62AND A,#d822(A) \leftarrow (AL) \land d8++R-64 | | | | $(A) \leftarrow (AL) \; \forall \; (\; (EP) \;)$ | _ | _ | _ | + + R – | |
| XOR A,Ri31 $(A) \leftarrow (AL) \forall (Ri)$ ++58 to 5FAND A21 $(A) \leftarrow (AL) \land (TL)$ ++R-62AND A,#d822 $(A) \leftarrow (AL) \land d8$ ++R-64 | | | 2 | | _ | _ | — | | |
| AND A 2 1 $(A) \leftarrow (AL) \land (TL)$ - - - + + 62 AND A,#d8 2 2 $(A) \leftarrow (AL) \land d8$ - - - + + R- 64 | | | | | _ | _ | _ | | |
| AND A,#d8 2 2 (A) \leftarrow (AL) \land d8 + + R - 64 | | | 1 | | _ | _ | _ | | |
| | | | 2 | | _ | _ | _ | + + R – | |
| | | | 2 | $(A) \leftarrow (AL) \land (dir)$ | _ | _ | _ | | |

| Table 3 | Arithmetic Operation Instructions (62 instructions) |
|---------|---|
|---------|---|

| Mnemonic | ~ | # | Operation | TL | TH | AH | NZVC | OP code |
|------------------|---|---|--|----|----|----|---------|----------|
| AND A,@EP | 3 | 1 | $(A) \leftarrow (AL) \land ((EP))$ | _ | _ | _ | + + R – | 67 |
| AND A,@IX +off | 4 | 2 | $(A) \leftarrow (AL) \land ((IX) + off)$ | _ | _ | _ | + + R – | 66 |
| AND A,Ri | 3 | 1 | $(A) \leftarrow (AL) \land (Ri)$ | _ | _ | _ | + + R – | 68 to 6F |
| OR A | 2 | 1 | $(A) \leftarrow (AL) \lor (TL)$ | _ | _ | _ | + + R – | 72 |
| OR A,#d8 | 2 | 2 | $(A) \leftarrow (AL) \lor d8$ | _ | _ | _ | + + R – | 74 |
| OR A,dir | 3 | 2 | $(A) \leftarrow (AL) \lor (dir)$ | _ | _ | _ | + + R – | 75 |
| OR A,@EP | 3 | 1 | $(A) \leftarrow (AL) \lor ((EP))$ | _ | _ | _ | + + R – | 77 |
| OR A,@IX +off | 4 | 2 | $(A) \leftarrow (AL) \lor ((IX) + off)$ | _ | _ | _ | + + R – | 76 |
| OR A,Ri | 3 | 1 | $(A) \leftarrow (AL) \lor (Ri)$ | _ | _ | _ | + + R – | 78 to 7F |
| CMP dir,#d8 | 5 | 3 | (dir) – d8 | _ | _ | _ | ++++ | 95 |
| CMP @EP,#d8 | 4 | 2 | ((EP)) – d8 | _ | _ | _ | ++++ | 97 |
| CMP @IX +off,#d8 | 5 | 3 | ((IX) + off) - d8 | _ | _ | _ | ++++ | 96 |
| CMP Ri,#d8 | 4 | 2 | (Ri) – d8 | _ | _ | _ | ++++ | 98 to 9F |
| INCW SP | 3 | 1 | $(SP) \leftarrow (SP) + 1$ | _ | — | — | | C1 |
| DECW SP | 3 | 1 | $(SP) \leftarrow (SP) - 1$ | _ | _ | _ | | D1 |

| s) |
|----|
| S |

| Mnemonic | ~ | # | Operation | TL | TH | AH | NZVC | OP code |
|----------------|---|---|--|----|----|----|---------|----------|
| BZ/BEQ rel | 3 | 2 | If Z = 1 then PC \leftarrow PC + rel | _ | _ | _ | | FD |
| BNZ/BNE rel | 3 | 2 | If Z = 0 then PC \leftarrow PC + rel | - | _ | — | | FC |
| BC/BLO rel | 3 | 2 | If C = 1 then PC \leftarrow PC + rel | - | _ | — | | F9 |
| BNC/BHS rel | 3 | 2 | If C = 0 then PC \leftarrow PC + rel | _ | _ | _ | | F8 |
| BN rel | 3 | 2 | If N = 1 then PC \leftarrow PC + rel | _ | _ | _ | | FB |
| BP rel | 3 | 2 | If N = 0 then PC \leftarrow PC + rel | - | _ | — | | FA |
| BLT rel | 3 | 2 | If V \forall N = 1 then PC \leftarrow PC + rel | _ | _ | _ | | FF |
| BGE rel | 3 | 2 | If V \forall N = 0 then PC \leftarrow PC + rel | - | — | — | | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b) = 0 then PC \leftarrow PC + rel | - | _ | — | -+ | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) = 1 then PC \leftarrow PC + rel | _ | _ | _ | -+ | B8 to BF |
| JMP @A | 2 | 1 | $(PC) \leftarrow (A)$ | - | — | — | | E0 |
| JMP ext | 3 | 3 | $(PC) \leftarrow ext$ | - | _ | — | | 21 |
| CALLV #vct | 6 | 1 | Vector call | - | — | — | | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | _ | — | | 31 |
| XCHW A,PC | 3 | 1 | $(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$ | - | _ | dH | | F4 |
| RET | 4 | 1 | Return from subrountine | - | _ | - | | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

| Table 5 Other Instructions (9 instru | uctions) |
|--------------------------------------|----------|
|--------------------------------------|----------|

| Mnemonic | ~ | # | Operation | TL | TH | AH | NZVC | OP code |
|----------|---|---|-----------|----|----|----|------|---------|
| PUSHW A | 4 | 1 | | _ | _ | _ | | 40 |
| POPW A | 4 | 1 | | - | _ | dH | | 50 |
| PUSHW IX | 4 | 1 | | - | _ | _ | | 41 |
| POPW IX | 4 | 1 | | _ | _ | _ | | 51 |
| NOP | 1 | 1 | | _ | _ | _ | | 00 |
| CLRC | 1 | 1 | | - | - | _ | R | 81 |
| SETC | 1 | 1 | | _ | _ | _ | S | 91 |
| CLRI | 1 | 1 | | _ | _ | _ | | 80 |
| SETI | 1 | 1 | | - | - | — | | 90 |

■ INSTRUCTION MAP

| Т | 0 | - | 2 | e | 4 | 5 | 9 | 7 | 8 | 6 | A | B | ပ | ٥ | ш | ш |
|----------------|-----------------|-----------------|------------------|------------------|-----------------|-----------------|-----------------|----------------|-------------------|-------------------|----------------|-------------------|------------------|------------------|-----------------|--------------|
| 0 | NOP | SWAP | RET | RETI | PUSHW | POPW A | MOV A,ext | MOWV A,PS | CLRI | SETI | CLRB dir: 0 | BBC dir: 0,rel | INCW A | DECW A | JMP @A | MOWV A,PC |
| ~ | MULU A | DIVU A | JMP addr16 | CALL addr16 | PUSHW | POPW IX | MOV ext,A | MOWV PS,A | CLRC | SETC | CLRB dir: 1 | BBC dir: 1,rel | INCW SP | DECW SP | MOVW SP,A | MOW A,SP |
| 7 | ROLC | CMP A | ADDC | SUBC | XCH A, T | XOR A | ANDA | OR | A @A,T | MOV A,@A | CLRB dir: 2 | BBC dir: 2,rel | INCW | DECW | MOWV IX,A | MOWV A,IX |
| e | RORC | CMPW A | ADDCW A | SUBCW | XCHW A, T | XORW A | ANDW A | ORW A | A @A,T | MOVW A,@A | CLRB dir:3 | BBC dir: 3,rel | INCW | DECW EP | MOVW EP,A | MOWV A,EP |
| 4 | MOV A,#d8 | CMP A,#d8 | ADDC A,#d8 | SUBC A,#d8 | | XOR A,#d8 | AND A,#d8 | OR A,#d8 | BAA | DAS | CLRB dir:4 | BBC dir:4,rel | MOWV A,ext | MOVW ext,A | MOVW A,#d16 | XCHW A,PC |
| 5 | MOV A,dir | CMP A,dir | ADDC A,dir | SUBC A,dir | MOV dir,A | XOR A,dir | AND A,dir | OR A,dir | r dir,#d8 | CMP dir,#d8 | CLRB dir:5 | BBC dir:5,rel | MOVW A,dir | MOWV dir,A | MOVW SP,#d16 | XCHW A,SP |
| 9 | MOV A,@IX +d | CMP A,@IX +d | ADDC A,@IX +d | SUBC A,@IX +d | MOV @IX +d,A | XOR A,@lX +d | AND A,@IX +d | OR A,@IX +d | MOV @IX +d,#d8 | CMP @IX +d,#d8 | CLRB dir: 6 | BBC dir: 6,rel | MOVW A,@IX +d | MOVW @IX +d,A | MOVW IX,#d16 | XCHW A,IX |
| 2 | MOV A,@EP | CMP A,@EP | ADDC A,@EP | SUBC A,@EP | MOV @EP,A | XOR A,@EP | AND A,@EP | OR A,@EP | MOV @EP,#d8 | CMP @EP;#d8 | CLRB dir: 7 | BBC dir: 7,rel | MOWV A,@EP | MOVW @EP,A | MOVW EP;#d16 | XCHW A,EP |
| œ | MOV A,R0 | CMP A,R0 | ADDC A,R0 | SUBC A,R0 | MOV R0,A | XOR A,R0 | AND A,R0 | OR A,R0 | MOV R0,#d8 | CMP R0,#d8 | SETB dir: 0 | BBS dir: 0,rel | INC R0 | DEC R0 | CALLV #0 | BNC rel |
| 6 | MOV A,R1 | CMP A,R1 | ADDC A,R1 | SUBC A,R1 | MOV R1,A | XOR A,R1 | AND A,R1 | OR A,R1 | MOV 1 R1,#d8 | CMP R1,#d8 | SETB dir: 1 | BBS dir: 1,rel | INC R1 | DEC R1 | CALLV #1 | BC rel |
| ٩ | MOV A,R2 | CMP A,R2 | ADDC A,R2 | SUBC A,R2 | MOV R2,A | XOR A,R2 | AND A,R2 | OR A,R2 | 2 MOV R2,#d8 | CMP R2,#d8 | SETB dir: 2 | BBS dir: 2,rel | INC R2 | DEC R2 | CALLV #2 | BP rel |
| ß | MOV A,R3 | CMP A,R3 | ADDC A,R3 | SUBC A,R3 | MOV R3,A | XOR A,R3 | AND A,R3 | OR A,R3 | MOV 3 R3,#d8 | CMP R3,#d8 | SETB dir: 3 | BBS dir: 3,rel | INC R3 | DEC R3 | CALLV #3 | BN rel |
| ပ | MOV A,R4 | CMP A,R4 | ADDC A,R4 | SUBC A,R4 | MOV R4,A | XOR A,R4 | AND A,R4 | OR A,R4 | 4 MOV R4,#d8 | CMP R4,#d8 | SETB dir: 4 | BBS dir: 4,rel | INC R4 | DEC R4 | CALLV #4 | BNZ rel |
| ۵ | MOV A,R5 | CMP A,R5 | ADDC A,R5 | SUBC A,R5 | MOV R5,A | XOR A,R5 | AND A,R5 | OR A,R5 | 5 R5,#d8 | CMP R5,#d8 | SETB dir: 5 | BBS dir: 5,rel | INC R5 | DEC R5 | CALLV #5 | BZ rel |
| ш | MOV A,R6 | CMP A,R6 | ADDC A,R6 | SUBC A,R6 | MOV R6,A | XOR A,R6 | AND A,R6 | OR A,R6 | 6 R6,#d8 | CMP R6,#d8 | SETB dir: 6 | BBS dir: 6,rel | INC R6 | DEC R6 | CALLV #6 | BGE rel |
| <u>н</u> 45 | MOV A,R7 | CMP A,R7 | ADDC A,R7 | SUBC A,R7 | MOV R7,A | XOR A,R7 | AND A,R7 | OR A,R7 | 7 MOV R7,#d8 | CMP R7,#d8 | SETB dir: 7 | BBS dir: 7,rel | INC R7 | DEC R7 | CALLV #7 | BLT rel |


■ MASK OPTIONS


| | Part number | MB89181/182/183 | MB89P185 | MB89PV180 |
|-----|--|--|--|--|
| No. | Specifying procedure | Specify when ordering masking | Set with EPROM programmer | Setting not possible |
| 1 | Pull-up resistors P00 to P07, P10 to P17 | Can be set per pin (P10 to P17 are available only when segment output is not selected.) | Can be set per pin (P10 to P17 are available only when segment output is not selected.) | |
| 2 | Pull-up resistors P40 to P47, P50 to P57 | Can be set per pin (Available only when segment output is not selected.) | Fixed to without pull- up resistor | Fixed to without pull- up resistor |
| 3 | Pull-up resistors P20 to P27 | Can be set per pin | Fixed to without pull- up resistor | |
| 4 | Power-on reset With power-on reset Without power-on reset | Selectable | Selectable | Fixed to with power- on reset |
| 5 | Selection of oscillation stabilization delay time The initial value of the main clock oscillation stabilization time is selectable by bit value of WTM1 and WTM0. | Selectable WTM1 WTM0 0 0: 2 ² /Fсн 0 1: 2 ¹² /Fсн 1 0: 2 ¹⁶ /Fсн 1 1: 2 ¹⁸ /Fсн | Selectable WTM1 WTM0 0 0: 2 ² /Fсн 0 1: 2 ¹² /Fсн 1 0: 2 ¹⁶ /Fсн 1 1: 2 ¹⁸ /Fсн | Fixed to oscillation stabilization time of 2 ¹⁶ /Fcн |
| 6 | Main clock oscillation type Crystal or ceramic oscillator CR | Selectable | Crystal or ceramic oscillator | Crystal or ceramic oscillator |
| 7 | Reset pin output With reset output Without reset output | Selectable | Selectable | With reset output |
| 8 | Clock mode selection Dual-clock mode Single-clock mode | Selectable | Selectable | Fixed to dual-clock mode |
| 9 | Segment output selection 32 segments:No port selection 28 segments:Selection of P17 to P14 24 segments: Selection of P17 to P10 20 segments:Selection of P17 to P10,and P57 to P54 16 segments:Selection of P17 to P10,and P57 to P50 12 segments:Selection of P17 to P10,P57 to P50, and P47 to P44 8 segments: Selection of P17 to P10,P57 to P50, and P47 to P40 | Selectable Selects the number of segments. | -102: 28 -103: 24 -104: 20 -105: 16 -106: 12 | segments segments segments segments segments segments segments |


■ ORDERING INFORMATION


| Part number | Package | Remarks |
|--|--------------------------------------|---------|
| MB89181PF MB89182PF MB89183PF MB89P185PF-101 MB89P185PF-102 MB89P185PF-103 MB89P185PF-104 MB89P185PF-105 MB89P185PF-106 MB89P185PF-107 | 64-pin Plastic QFP (FPT-64P-M06) | |
| MB89181FM MB89182FM MB89183FM MB89P185PFM-101 MB89P185PFM-102 MB89P185PFM-103 MB89P185PFM-104 MB89P185PFM-105 MB89P185PFM-106 MB89P185PFM-107 | 64-pin Plastic QFP (FPT-64P-M09) | |
| MB89181PFV MB89182PFV MB89183PFV | 64-pin Plastic SQFP (FPT-64P-M03) | |
| MB89PV180CF-101 MB89PV180CF-102 MB89PV180CF-103 MB89PV180CF-104 MB89PV180CF-105 MB89PV180CF-106 MB89PV180CF-107 | 64-pin Ceramic MQFP (MQP-64C-P01) | |

■ PACKAGE DIMENSIONS









FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division **Electronic Devices** KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.