8-bit Proprietary Microcontrollers

CMOS

F²MC-8L MB89580B/580BW Series

MB89583B/585B/589B/P585B/P589B/ MB89583BW/585BW/P585BW

■ DESCRIPTION

The MB89580B/BW series is a line of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, these microcontrollers contain a variety of peripheral functions, such as PLL clock control, timers, a serial interface, a PWM timer, and the USB function. In particular, these microcontrollers contain one USB function channel to support both high and low speeds.

■ FEATURES

Package type

64-pin LQFP package (0.5 mm pitch) and 64-pin QFP package (0.65 mm pitch)

· High-speed operations at low voltage

Minimum execution time : $0.33 \,\mu s$ (Automatically generates a 12 MHz main clock and a 48 MHz USB interface synchronization clock with an externally supplied 6 MHz clock and the internal PLL circuit.)


• F2MC-8L CPU core

Instruction set that is optimum to the controllers

- -Multiplication and division instructions
- -16-bit arithmetic operations
- -branch instructions by bit testing
- -bit manipulation instructions, etc.

(Continued)

■ PACKAGE



(Continued)

PLL clock control

The internal PLL clock circuit allows the use of low-speed clocks which are advantageous to noise characteristics

(6 MHz externally-supplied clock: Internal system clock oscillated at 12 MHz)

· Various timers

8-bit PWM timer (can be used as either 8-bit PWM timer \times 2 channels or PPG timer \times 1 channel) Internal 21-bit timebase timer

Internal USB transceiver circuit (Compatible with high and low speeds)

USB function

Compliant to USB Protocol Revision 1.0

Support for both low and full speeds (selectable)

Allows four endpoints to be specified at maximum.

Types of transfer supported : control/interrupt/bulk/isochronous

Built-in DMAC (Maps the buffer for each endpoint on to the internal RAM to directly access the memory for function's send and receive data.)

UART/serial interface

Built-in UART/SIO function (selectable by switching)

External interrupt

External interrupt (level detection × 8 channels)

Eight inputs are independent of one another and can also be used for resetting from low-power consumption mode (the L-level detection feature available) .

Low power consumption (standby mode supported)

Stop mode (There is almost no current consumption since oscillation stops.)

Sleep mode (This mode stops the running CPU.)

A maximum of 53 general-purpose I/O ports

General-purpose I/O ports (CMOS): 34

General-purpose output ports (CMOS): 8

General-purpose I/O ports (Nch open drain) : 3

General-purpose input ports (CMOS 3.3 V input-compatible): 8

Parallel ports

Also serve as eight of the general-purpose I/O ports (CMOS)

Interrupt function available

Allows asynchronous read and write by external signals

Power supply

Supply voltage: 3.0 to 5.5 V

■ PRODUCT LINEUP

Part number Parameter		MB89583B	MB89585B	MB89P585B	MB89589B	MB89P589B	MB89583BW	MB89585BW	MB89P585BW		
ROM size		8 KB	8 KB 16 KB			I	8 KB	16	KB		
RAM siz	ze		512 B	1	KB	18	KB	512 B	11	<В	
Package	Э		LQFP-	64 (FPT-64	P-M03)		P-64 4P-M09)	LQFP-	64 (FPT-64	P-M03)	
Operation reset	on at US	В		High	impedance	state		Lo	w-level out	out	
Others			MASK	product	OTP/EVA product	MASK product	OTP/EVA product	MASK	product	OTP/EVA product	
CPU functions			Number of instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8, and 16 bits Minimum execution time : 0. 33 µs (6 MHz) Interrupt processing time : 3 µs (6 MHz)								
	General- purpose ports		General-purpose I/O ports (34 : CMOS, 3 : Nch open drain) General-purpose output ports (8 : CMOS) General-purpose input ports (8 : CMOS 3.3 V input)								
	Parallel ports		Shares eight (P40 through P47) of the above general-purpose I/O ports. Allows asynchronous read and write by external signals. An interrupt function is available to set data.								
Periph- eral func- tions	USB function		Can be set to full/low speed. Four endpoints at maximum Power supply mode: Can be set to own power supply/bus power supply mode. FIFO 8 bits × 8 built in Built-in DMAC (Can be set to DMA transfer to the internal RAM or to the external FIFO.)								
uono	PWM ti	mer	8-bit PWM	timer opera	ation × 2 cha	annels (can	also be use	used as a PPG × 1 channel timer)			
	UART	SIO	Allows switching between UART (clock-synchronous/asynchronous data transfer allowed) and SIO (simple serial transfer) .								
	Timeba timer	se	21-bit timebase timer								
	Clock output		Allows output of two main clock divisions								
Standby	mode		Sleep mod	e and Stop	mode						

■ PACKAGES AND CORRESPONDING PRODUCTS

Package	MB89583B	MB89585B	MB89P585B	MB89589B	MB89P589B	MB89583BW	MB89585BW	MB89P585BW
FPT-64P-M03	0	0	0	×	×	0	0	0
FPT-64P-M09	×	×	×	0	0	×	×	×

○ : Available × : Not available

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the OTP product, verify its differences from the product that will actually be used.

2. Current Consumption

When operated at low speeds, a product mounted with either one-time PROM or EPROM consumes more current than a product mounted with a mask ROM. However, in sleep/stop mode the current consumption is the same.

For detailed information on each package, see "■ PACKAGE DIMENSIONS."

3. Differences Between the MB89580B series and the MB89580BW Series


MB89580B series: Remains in high impedance state until USB connection takes place. Before the USB con-

nection, use one general-purpose port output to control pullup resistance connection of


this port by software.

MB89580BW: Outputs at low level until USB connection takes place.

• Example MB89580B product connection




Example MB89580BW product connection



Note: Full speed is assumed in the above examples.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION


Pin No.	Pin name	Circuit type	Function
1	P44/UCK/D4/ DO4	E	General-purpose CMOS I/O pin UART/S10 clock I/O This pin also serves as a parallel interface/external FIFO data output pin.
2	P45/UO/D5/ DO5	В	General-purpose CMOS I/O pin UART/S10 serial data output This pin also serves as a parallel interface/external FIFO data output pin.
3	P46/UI/ PWM1/D6/ DO6	E	General-purpose CMOS I/O pin UART/S10 serial data input PWM timer This pin also serves as a parallel interface/external FIFO data output pin.
4	P47/PWM2/ D7/DO7	В	General-purpose CMOS I/O pin PWM timer This pin also serves as a parallel interface/external FIFO data output pin.
5	P30/INT0/ CLK	E	General-purpose CMOS I/O pin Clock output pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
6	P31/ĪNT1	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
7	P32/ĪNT2	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
8	P33/ĪNT3	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
9	P34/INT4	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
10	P35/INT5	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
11	P36/INT6/ WEX	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection) This pin also serves as the parallel interface write strobe input pin.
12	P37/INT7/ RDX	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection) This pin also serves as the parallel interface read strobe input pin.
13	P50/OBF/ IBFX/W	В	General-purpose CMOS I/O pin Interrupt output to the parallel interface host. This pin also serves the OUT FIFO data strobe pin.

Pin No.	Pin name	Circuit type	Function	
14	Vss	_	Power supply pin (GND)	
15	P51/R	В	General-purpose CMOS I/O pin. This pin also serves the IN FIFO data strobe pin.	
16	P52/EFX	К	General-purpose Nch open drain I/O pin. This pin also serves as the IN FIFO data enable input pin.	
17	P53/A0/FFX	К	General-purpose Nch open drain I/O pin. Parallel interface's data select input This pin also serves as the OUT FIFO data enable input pin.	
18	P54/CEX	К	General-purpose Nch open drain I/O pin. This pin also serves as the parallel interface device select input pin.	
19	RST	I	Reset pin. (Reset on the negative logic low level.)	
20	MOD0	F	An operating mode designation pin. Connect directly to Vss.	
21	MOD1	F	An operating mode designation pin. Connect directly to Vss.	
22	X0	Α	Ding for the original oscillator (6 MHz)	
23	X1	A	Pins for the crystal oscillator (6 MHz)	
24	Vss		Power supply pin (GND)	
25	P27	В	General-purpose CMOS output pin	
26	P26	В	General-purpose CMOS output pin	
27	P25	В	General-purpose CMOS output pin	
28	P24	В	General-purpose CMOS output pin	
29	P23	В	General-purpose CMOS output pin	
30	P22	В	General-purpose CMOS output pin	
31	P21	В	General-purpose CMOS output pin	
32	P20	В	General-purpose CMOS output pin	
33	P17	В	General-purpose CMOS I/O pin	
34	P16	В	General-purpose CMOS I/O pin	
35	P15	В	General-purpose CMOS I/O pin	
36	P14	В	General-purpose CMOS I/O pin	
37	P13	В	General-purpose CMOS I/O pin	
38	P12	В	General-purpose CMOS I/O pin	
39	P11	В	General-purpose CMOS I/O pin	
40	P10	В	General-purpose CMOS I/O pin	
41	P07	В	General-purpose CMOS I/O pin	
42	P06	В	General-purpose CMOS I/O pin	
43	P05	В	General-purpose CMOS I/O pin	
44	P04	В	General-purpose CMOS I/O pin	

Pin No.	Pin name	Circuit type	Function
45	P03	В	General-purpose CMOS I/O pin
46	P02	В	General-purpose CMOS I/O pin
47	P01	В	General-purpose CMOS I/O pin
48	P00	В	General-purpose CMOS I/O pin
49	Vcc	_	Power supply pin
50	С	_	Connect an external capacitor of 0.1 μ F. When using with 3.3 V power supply, connect this pin with the Vcc pin to set to 3.3 V input.
51	RPVP	USBDRV	USB route port + pin
52	RPVM	USBDRV	USB router port – pin
53	P60/DI0	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin. (LSB)
54	P61/DI1	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
55	P62/DI2	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
56	P63/DI3	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
57	P64/DI4	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
58	P65/DI5	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
59	P66/DI6	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
60	P67/DI7	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin. (MSB)
61	P40/D0/D00	В	General-purpose CMOS I/O pin This pin serves as a parallel interface/external FIFO data output pin.
62	P41/D1/DO1	В	General-purpose CMOS I/O pin This pin serves as a parallel interface/external FIFO data output pin.
63	P42/D2/DO2	В	General-purpose CMOS I/O pin This pin serves as a parallel interface/external FIFO data output pin.
64	P43/D3/DO3	В	General-purpose CMOS I/O pin This pin serves as a parallel interface/external FIFO data output pin.

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	X1 X0	Oscillation feedback resistance Approx. 1 MΩ
В	Pullup control register Nch Input	CMOS I/O
E	Pch Pullup control register Nch Port input Resource input	CMOS I/O Hysteresis input
F	Input	CMOS input
I	Pch Nch Nnch	Hysteresis I/O Pullup resistance



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input or output pins other than the medium- and high-voltage pins or if voltage higher than the rating is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also take care to prevent the analog input from exceeding the digital power supply (Vcc) when the power supply to the analog power system is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions and latchup leading to permanent damage to the pins. These unused pins should be connected to a pullup or pulldown resistance of at least $2 \text{ k}\Omega$ between the pin and the power supply.

Unused I/O pins should be placed in output state to leave it open or pins that are in input state should be handled the same as unused input pins.

3. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

■ ONE-TIME PROM AND EPROM MICROCONTROLLER PROGRAMMING SPECIFICATIONS

PROM mode is available on the MB89P585B/BW microcontrollers. The use of a dedicated adapter allows you to program the devices with a general-purpose ROM programmer. However, keep in mind that electronic signature mode is not available.


1. ROM programmer adapter and its compatible programmers

Deelsene	Compatible adapter	Compatible programmers and models		
Package	Sun Hayato Co, Ltd.	Ando Denki K. K.		
FTP-64P-M03	ROM2-64LQF-32DP-8LA	AF9708 (Version 1.40 or higher) AF9709 (Version 1.40 or higher) AF9723 (Version 1.50 or higher)		

Inquiry:

Sun Hayato Co., Ltd. : TEL. 81-3-3986-0403 Ando Denki K. K. : TEL. 81-3-3733-1160


Memory map in PROM mode



3. Programming the EPROM (Using the Ando Denki K.K. programmer)

- (1) Set the EPROM programmer type code to 17209.
- (2) Load program data on to the EPROM programmer at 0000H to 3FFFH.
- (3) Program C000H to FFFFH with the EPROM programmer.

■ BLOCK DIAGRAM



■ CPU CORE

Memory Space

The MB89580B/BW microcontrollers offer a memory space of 64 Kbytes consisting of the I/O, RAM and ROM areas. The memory space contains areas that are used for specific purposes, such as a general-purpose register and a vector table.

• I/O area (addresses : 0000H through 007FH)

This area is assigned with the control and data registers, for example, of peripheral functions to be built in. The I/O area is as accessible as the memory since the area is assigned to a part of the memory space. Direct addressing also allows the area to be accessed faster.

RAM area

As an internal data area, a static RAM is built in.

The internal RAM capacity varies with the product type.

The area 80_H to FF_H can be accessed at high speed with direct addressing.

The area 100_{H} to $1FF_{H}$ can be used a general-purpose register area. (The usable area is limited depending on the product.)

When reset, RAM data becomes undefined.


· ROM area

As an internal program area, a ROM is built in.

The internal ROM capacity varies with the product type.

The area FFCO_H to FFFF_H should be used for a vector table, for example.

Memory map



2. Registers

The MB89580B/BW series has two types of registers; the registers dedicated to specific purposes in the CPU and the general-purpose registers.

The dedicated registers are as follows:

Program counter (PC) : A 16-bit register to indicate locations where instructions are stored.

Accumulator (A) : A 16-bit register for temporary storage of operations. In the case of an 8-bit data

processing instruction, the lower one byte is used.

Temporary accumulator (T) : A 16-bit register which performs operations with the accumulator. In the case of

an 8-bit data processing instruction, the lower one byte is used.

Index register (IX) : A 16-bit register for index modification.


Extra pointer (EP) : A 16-bit register to point to a memory address.

Stack pointer (SP) : A 16-bit register to indicate a stack area.


Program status (PS) : A 16-bit register to store a register pointer or a condition code.

16 bits	1	Initial value
PC	: Program counter	FFFD⊦
А] : Accumulator	Indeterminate
Т	: Temporary accumulator	Indeterminate
IX	: Index register	Indeterminate
EP] : Extra pointer	Indeterminate
SP	: Stack pointer	Indeterminate
RP CCR	: Program status	I-flag = 0, IL1, 0 = 11 Initial values for other bits are indeterminate.

The PS register can further be divided into the register bank pointer in the higher 8 bits (RP) and the condition code register in the lower 8 bits (CCR). (See the diagram below.)



The RP points to the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule shown next.



The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at the time of an interrupt.

H flag : The flag is set to "1" when an arithmetic operation results in a carry from bit 3 to bit 4 or in a borrow from bit 4 to bit 3. The bit is cleared to "0" in other instances. The flag is for decimal adjustment instructions; do not use for other than additions and subtractions.

I flag : Interrupt is enabled when this flag is set to "1." Interrupt is disabled when this flag is set to "0." The flag is set to "0" when reset.

IL1, 0 : Indicates the level of the interrupt currently enabled. An interrupt is processed only if its level is higher than the value this bit indicates.

IL	.1	IL0	Interrupt level	High-low	
()	0	1	Higher	
()	1	ı	†	
	1	0	2	•	
7	1	1	3	Lower = no interruption	

N flag : The flag is set to "1" when an arithmetic operation results in setting of the MSB to "1" or is cleared to "0" when the MSB is set to "1."

Z flag : The flag is set to "1" when an arithmetic operation results in "0" or is set to "0" in other instances.

V flag : The flag is set to "1" when an arithmetic operation results in two's complement overflow or is

cleared to "0" if no overflow occurs.

C flag : The flag is set to "1" when an arithmetic operation results in a carry from bit 7 or in a borrow to bit

7. The flag is cleared to "0" if neither of them occurs. In the case of a shift instruction, the flag is


set to the shift-out value.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits in length and located in the register banks in the memory. One bank contains eight registers and the MB89580B/BW microcontrollers allow a total of 16 banks to be used at maximum.

The bank currently in use is indicated by the register bank pointer (RP) .



■ I/O MAP

Address	Register name	Register description	Read/write	Initial value
00н	PDR0	Port 0 data register	R/W	XXXXXXXX
01н	DDR0	Port 0 direction register	W	00000000
02н	PDR1	Port 1 data register	R/W	XXXXXXXX
03н	DDR1	Port 1 direction register	W	00000000
04н	PDR2	Port 2 data register	R/W	00000000
05н		Vacancy	,	
06н		Vacancy		
07н	SYCC	System clock control register	R/W	XXX11X00
08н	STBC	Standby control register	R/W	0001XXXX
09н	WDTC	Watchdog timer control register	R/W	0 XXXXXXX
ОАн	TBTC	Timebase timer control register	R/W	00XXX000
0Вн		Vacancy	<u> </u>	
0Сн	PDR3	Port 3 data register	R/W	XXXXXXX
0Дн	DDR3	Port 3 direction register	R/W	00000000
0Ен		Vacancy	1	1
0Fн		Vacancy		
10н	PDR4	Port 4 data register	R/W	XXXXXXX
11н	DDR4	Port 4 direction register	R/W	00000000
12н	PDR5	Port 5 data register	R/W	XXX111XX
13н	DDR5	Port 5 direction register	R/W	XXXXXX 0 0
14н	PDR6	Port 6 data register	R/W	XXXXXXX
15н	PDCR	Parallel port data control register	R/W	XXX00000
16н to 20н		Vacancy		
21н	PURR0	Port 0 pullup option setting register	R/W	11111111
22н	PURR1	Port 1 pullup option setting register	R/W	11111111
23н	PURR2	Port 2 pullup option setting register	R/W	11111111
24н	PURR3	Port 3 pullup option setting register	R/W	11111111
25н	PURR4	Port 4 pullup option setting register	R/W	11111111
26н	PURR5	Port 5 pullup option setting register	R/W	XXX 11111
27н	CTR1	PWM control register 1	R/W	00000000
28н	CTR2	PWM control register 2	R/W	000X0000
29н	CTR3	PWM control register 3	R/W	X000XXXX
2Ан	CMR1	PWM compare register 1	W	XXXXXXXX
2Вн	CMR2	PWM compare register 2	W	XXXXXXXX

Address	Register name	Register description	Read/write	Initial value			
2Сн	CKR	Clock output control register	R/W	XXXXXXX 0			
2Dн	SCS	Serial clock switching register	R/W	XXXXXXX 0			
2Ен	Vacancy						
2Fн	SMC1	Serial mode control register 1	R/W	00000000			
30н	SMC2	Serial mode control register 2	R/W	00000000			
31н	SSD	Serial status and control register	R	00001XXX			
32н	SIDR/SODR	Serial input/serial output data register	R/W	XXXXXXXX			
33н	SRC	Serial rate control register	R/W	XXXXXXXX			
34н to 3Вн		Vacancy	1	,			
3Сн	EIE	External interrupt control register	R/W	00000000			
3Dн	EIF	External interrupt flag register	R/W	XXXXXXX 0			
3Ен to 3Fн		Vacancy	<u>'</u>				
40н	DMDR	USB power supply mode register	R/W	XXXXXXX 0			
41н to 4Ен		Vacancy	•				
4Fн	DBARH	DMA base address register H	R/W	000000XX			
50н	UMDR	USB reset mode register	R/W	1000XX00			
51н	DBAR	DMA base address register	R/W	XXXXXXXX			
52н	TDCR0	Transfer data count register 0	R/W	X0000000			
53н	TDCR11	Transfer data count register 11	R/W	00000000			
54н	TDCR12	Transfer data count register 12	R/W	XXXXXX00			
55н	TDCR21	Transfer data count register 21	R/W	00000000			
56н	TDCR22	Transfer data count register 22	R/W	XXXXXX00			
57н	TDCR3	Transfer data count register 3	R/W	X0000000			
58н	UCTR	USB control register	R/W	0000000			
59н	USTR1	USB status register 1	R/W	00000000			
5Ан	USTR2	USB status register 2	R	XXXXXX00			
5Вн	UMSKR	USB interrupt mask register	R/W	00000000			
5Сн	UFRMR1	USB frame status register 1	R	XXXXXXXX			
5Dн	UFRMR2	USB frame status register 2	R	XXXXXXX			
5Ен	EPER	USB endpoint enable register	R/W	XXXX0001			
5 Fн	EPBR0	Endpoint 0 setup register	R/W	X0000000			
60н	EPBR11	Endpoint setup register 11	R/W	0X000000			
61н	EPBR12	Endpoint setup register 12	R/W	00000000			

(Continued)

Address	Register name	Register description	Read/write	Initial value		
62н	EPBR21	Endpoint setup register 21	R/W	0X000000		
63н	EPBR22	Endpoint setup register 22	R/W	00000000		
64н	EPBR31	Endpoint setup register 31	R/W	XX0000XX		
65н	EPBR32	Endpoint setup register 32	R/W	X0000000		
66н to 7Вн	Vacancy					
7Сн	ILR1	Interrupt level setting register 1	W	11111111		
7Dн	ILR2	Interrupt level setting register 2	W	11111111		
7Ен	ILR3	level setting register 3	W	11111111		
7F _H		Vacancy				

• Information about read/write

R/W: Read/write enabled, R: Read only, W: Write only

• Information about initial values

0: The initial value of this bit is "0." 1: The initial bit of this bit is "1." X: The initial value of this bit is undefined.

Note: Vacancies are not for use.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = 0 V)

Parameter	Cymbal	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc	Vss - 0.3	Vss + 6.0	V	
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V	Other than P60 to P67
Input voltage	VI	Vss - 0.5	Vss + 4.0	V	P60 to P67
Output voltage	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level average output current	lolav	_	4	mA	Average value (operating current × operating rate)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	Σ lolav	_	40	mA	Average value (operating current × operating rate)
"H" level maximum output current	Іон	_	-15	mA	
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣІон	_	-50	mA	
"H" level total average output current	Σ lohav	_	-20	mA	Average value (operating current × operating rate)
Power consumption	PD	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = 0 V)

Parameter	Symbol		Value		Unit	Remarks
rarameter	Syllibol	Min.	Тур.	Max.	Oilit	Remarks
Power supply voltage	Vcc	3.0	_	5.5	V	
Operating temperature	TA	-40	_	+85	°C	
Smoothing capacitor	Cs	0.1	_	1.0	μF	At Vcc = 5.0 V*
Series resistance	Rs	_	16		Ω	When the USB function is in use

^{*:} Use either a ceramic capacitor or a capacitor with similar frequency characteristics. The capacity of the smoothing capacitor for the Vcc pin should be greater than that of the Cs. When using with a supply voltage of 3.3 V, connect pin C with Vcc to input 3.3 V.






Figure 1 Operating voltage - operating frequency

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 5.0 V, Vss = 0 V, TA = -40 °C to +85 °C)

Doromotor	Cumbal	Din nome	Condition		Value	,		Pamarka
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level input voltage	Vін	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, MOD0, MOD1	_	0.7 Vcc	_	Vcc + 0.3	V	
Vihs	Vihs	RST, INT0 to INT7, UCK, UI	_	0.8 Vcc	_	Vcc + 0.3	V	
	V _{IH1}	P60 to P67	_	Vss + 2.0	_	Vss + 3.8	V	
"L" level input voltage	VıL	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, MOD0, MOD1	_	Vss - 0.3	_	0.3 Vcc	V	
	VILS	RST, INT0 to INT7, UCK, UI	_	Vss - 0.3	_	0.2 Vcc	V	
	V _{IL1}	P60 to P67	_	Vss - 0.5	_	Vss + 0.8	V	
Open-drain output application voltage	V _{D1}	P52 to P54	_	Vss - 0.3	_	Vcc + 0.3	V	
"H" level out- put voltage	Vон	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50, P51	Iон = −2.0 mA	4.0	_	_	V	
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P54, RST	IoL = 4.0 mA	_	_	0.4	V	

(Continued)

(Vcc = 5.0 V, Vss = 0 V, TA = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Зушьог	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
Input leakage current (Hi-Z output leakage cur- rent)	lu	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50, P51, P60 to P67	0.0 < Vı < Vcc	-5	_	+5	μА	When no pullup resistance is specified
Open-drain output leak-age current	ILIOD	P52 to P54	0.0 < V _I < V _{SS} + 5.5		_	+5	μА	
Pullup resistance	Rpull	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, RST	V _I = 0.0 V	25	50	100	kΩ	RST is excluded when pullup resistance available is specified.
Power supply	lcc	Vcc	$F_{\text{CH}} = 12.0 \text{ MHz}$ $V_{\text{CC}} = 5.0 \text{ V}$ $t_{\text{inst}} = 0.333 \mu\text{s}$	l	25	38	mA	MB89P585B/BW, MB89585B/BW, MB89583B/BW MB89P589B, MB89589B
current	Iccs ₁		$\begin{aligned} F_{\text{CH}} &= 12.0 \text{ MHz} \\ V_{\text{CC}} &= 5.0 \text{ V} \\ t_{\text{inst}} &= 0.333 \mu s \end{aligned}$	_	20	30	mA	Sleep mode
	Іссн		T _A = 25 °C	_	5	20	μΑ	Stop
Input capaci- tance	Cin	Other than Vcc and Vss	f = 1 MHz		10		pF	


4. AC Characteristics

(1) Reset Timing

$$(Vcc = 5.0 \text{ V}, Vss = 0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$$

Parameter	Svmbol	Condition	Val	lue	Unit	Remarks
Parameter	Symbol		Min.	Max.		
RST "L" pulse width	t zlzh	_	16 thcly	_	ns	

Note: the internal main clock oscillating cycle (1/2 Fc).




(2) Power-on Reset and Power On Time

$$(Vss = 0 V, T_A = -40 \, ^{\circ}C to +85 \, ^{\circ}C)$$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
raiailletei	Syllibol	Condition	Min.	Max.	Onit		
Power supply rising time	t R	_	0.066	50	ms		
Power supply cutoff time	toff	_	4	_	ns	Due to repeated operations	

Note: The power supply must be up within the selected oscillation stabilization time.

When the supply voltage needs to be varied while operating, it is recommended to smoothly start up the voltage.




(3) Clock Timing

(Vss = 0 V,
$$T_A = -40$$
 °C to +85 °C)


Parameter	Parameter Symbol Pin		me Condition		Value		Unit	Remarks
Farameter	Syllibol	Pin name	Condition	Min.	Тур.	Max.	Offic	Remarks
Clock frequency	Fc	X0, X1		_	6	_	MHz	
Clock cycle time	txcyL	X0, X1		_	166.6	_	ns	
Internal main clock frequency	Fсн	_	_	_	12	_	MHz	Twice the Fc
Internal clock cycle	t HCYL				83.3		ns	txcyL/2

• X0 and X1 Timing and Conditions



• Clock Conditions

When a crystal resonator is used



(4) Instruction Cycle

(Vss = 0 V,
$$T_A = -40$$
 °C to +85 °C)


Parameter	Symbol	Value	Unit	Remarks
Instruction cycle (Min. execution time)	tinst	4 / Fсн, 8 / Fсн, 16 / Fсн, 64 / Fсн		When operating at $F_{CH} = 12 \text{ MHz}$ $t_{inst} = 0.33 \ \mu s \ (4 \ / \ F_{CH})$

(5) UART Serial I/O Timing

 $(Vcc = 5.0 \text{ V}, Vss = 0 \text{ V}, TA = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
raiametei	Symbol	riii iiaiiie	Condition	Min.	Max.	Oilit	Remarks
Serial clock cycle time	t scyc	UCK	Internal shift	2 tinst	_	μs	
$UCK\downarrow \to UO$	t sLov	UCK, UO		-200	200	ns	
Valid UI → UCK↑	tıvsн	UI, UCK	clock mode	200	_	ns	
$UCK \uparrow \to valid \; UI \; hold \; time$	t shix	UCK, UI		200	_	ns	
Serial clock "H" pulse width	t shsl	UCK		1 tinst	_	μs	
Serial clock "L" pulse width	t slsh	UCK	External	1 tinst		μs	
$UCK\downarrow \to UO$ time	t sLov	UCK, UO	shift clock	0	200	ns	
Valid UI → UCK↑	tıvsн	UI, UCK	mode	200		ns	
$UCK \uparrow \to valid \; UI \; hold \; time$	t shix	UCK, UI		200	_	ns	

*: For information about tinst, see "Instruction Cycle."




(6) Peripheral Input Timing

 $(Vcc = 5.0 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

			•				
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.	Oilit	iveillai ks
Peripheral input "H" pulse width 1	t ılıH1	INTO to INT7	_	2 tinst	_	μs	
Peripheral input "L" pulse width 1	t IHIL1		_	2 tinst	_	μs	


*: For information about t_{inst}, see "Instruction Cycle."



(7) Parallel Port Timing

 $(Vcc = 5.0 \text{ V}, Vss = 0 \text{ V}, TA = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$


Daramatar	Cumbal	Pin name	Condition	Val	ue	Unit	Domorko
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
$IBFX \uparrow \to WEX \downarrow timing$	t ıhwL	IBFX WEX	_	1 / 2•tinst	_	μs	
$CEX \downarrow \to WEX \downarrow delay$	t CLWL	CEX WEX	_	0	_	ns	
WEX $\uparrow \rightarrow$ CEX \uparrow delay	twнсн	CEX WEX	_	0		ns	
WEX pulse width	twlwh	WEX	_	40		ns	
Write data setup	t ovwн	D0 to D7 WEX	_	10		ns	
Write data hold	t whox	D0 to D7 WEX	_	10	_	ns	
Write address setup	tavwh	A0 WEX	_	10	_	ns	
Write address hold	twhax	A0 WEX	_	10		ns	
$OBF \uparrow \to RDX \downarrow timing$	t ohrl	OBF RDX	_	1 / 2•tinst	_	μs	
$CEX \downarrow \to RDX \downarrow delay$	tclrl	CEX RDX	_	0	_	ns	
$RDX \uparrow \rightarrow CEX \uparrow delay$	t RHCH	CEX RDX	_	0	_	ns	
RDX pulse width	trlrh	RDX	_	40	_	ns	
Read data delay	t rldv	D0 to D7 RDX	_	_	15	ns	
Read data hold	t RHDX	D0 to D7 RDX	_	0	_	ns	
Read address setup	t avrl	A0 RDX	_	10	_	ns	
Read address hold	t rhax	A0 RDX		10	_	ns	



(8) External FIFO Connection Timing

 $(Vcc = 5.0 \text{ V}, Vss = 0 \text{ V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, F_C = 6 \text{ MHz})$

Dovometer	Cumbal	Din nome	Condition	Va	lue	I Imia	Damarka
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
FIFO empty resetting timing	t efxh	EFX	Not includ- ing the initial resetting af- ter reset	0	l	ns	Resetting be- fore PKEND is not allowed.
FIFO empty timing	t efxl	EFX, R	_	0	360	ns	
Read cycle time	trscy	R	_	645	_	ns	
Read clock "H" pulse width	t RHWD	K	_	145	_	ns	
Valid DI \rightarrow R \downarrow setup time	t DISP	DI7 to DI0,	_	50	_	ns	
$R\downarrow \to valid DI hold time$	t dihd	R	_	0	_	ns	
FIFO full reset timing	t FFXH	FFX	_	0	_	ns	Resetting be- fore PKEND is not allowed.
FIFO full timing	t FFXL	FFX, W	_	0	360	ns	
Write recycle time	twscy	W	_	645	_	ns	
Write clock "H" pulse width	twhwd	VV	_	145	_	ns	
Valid DO \rightarrow W \uparrow setup time	t DOSP	DO7 to	_	200		ns	
$W\downarrow \to valid DO hold time$	tооно	DO0, W	_	40		ns	



■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- · Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1 Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
Α	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: The number of instructions #: The number of bytes Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

AL and AH must become the contents of AL and AH prior to the instruction executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to $4F \leftarrow$ This indicates 48, 49, ... 4F.

Table 2 Transfer Instructions (48 instructions)

Mnemonic	~ # Operation				TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	-	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	$((EP)) \leftarrow (A)$	_	_	_		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	_		48 to 4F
MOV A,#d8	2	2	$(A) \leftarrow dB'$	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow (A)$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dír) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	((EP)) ← d8	_	_	_		87
MOV Ri,#d8	4	2	$(Ri) \leftarrow d8$	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
		_	$((IX) + off + 1) \leftarrow (AL)$					20
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), (EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EPA	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	АН	dH		E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH		C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow (IX) + off),$	AL	AH	dH		C6
WOVW A, SIX FOII	3	_	$(AL) \leftarrow ((IX) + OII),$ $(AL) \leftarrow ((IX) + off + 1)$	/L	AH	uii		Co
MOVW A,ext	5	3	$(AL) \leftarrow ((1X) + 011 + 1)$ $(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	АН	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow (AL), (AL) \leftarrow (AL) \leftarrow (AL)$	AL	AH	dH		93
MOVW A,@EP	4	1	$(AH) \leftarrow (A), (AE) \leftarrow (A) + 1$ $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A, GEP	2	1	$(AII) \leftarrow ((EF)), (AL) \leftarrow ((EF) + I)$ $(A) \leftarrow (EP)$	AL	AII	dH	++	F3
MOVW EP,#d16	3	3	(A) ← (EF) (EP) ← d16		_	u -		E7
MOVW IX,A	2	1		_	_	_		E2
MOVW A,IX	2	1	$ (IX) \leftarrow (A) \\ (A) \leftarrow (IX) $	_	_	dH		F2
	2	1		_				E1
MOVW SP,A MOVW A,SP	2		$(SP) \leftarrow (A)$	_	_	- -		F1
MOV @A,T	3	1	$(A) \leftarrow (SP)$	_	_	dH		
MOV @A,T		1	$((A)) \leftarrow (T)$	_	_	_		82
•	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	-11.1		E6
MOVW A,PS	2	1	$(A) \leftarrow (PS)$	_	_	dH		70
MOVW PS,A	2	1	(PS) ← (A)	_	_	_	++++	71 55
MOVW SP,#d16	3	3	(SP) ← d16	_	_			E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	(dir): b ← 1	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 0$	_	_	_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL				42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_	_	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	(A) ← (PC)	_	_	dH		F0

Note During byte transfer to A, $T \leftarrow A$ is restricted to low bytes.

Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F^2MC-8 family)

 Table 3
 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	-	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	 .	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	(AL) ← (AL) + (TL) + C	_	_	_	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	_	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	4L	++++	37
SUBCW A	2	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	++++	33
SUBC A INC Ri	4	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	++++	32 C9 to CE
INC KI INCW EP	3	1	$(Ri) \leftarrow (Ri) + 1$	_	_	_	+++-	C8 to CF C3
INCW EF	3	1	(EP) ← (EP) + 1	_	_	_		C3 C2
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_	dH		C2 C0
DEC Ri	4	1	(A) ← (A) + 1 (Ri) ← (Ri) − 1	_	_	uп _	++	D8 to DF
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	_	_	_	+++-	D8 10 DF
DECW IX	3		$(IX) \leftarrow (IX) - 1$		_	_		D3 D2
DECW A	3	1	$(A) \leftarrow (A) - 1$ $(A) \leftarrow (A) - 1$		_	dH		D2
MULU A	19	1	$(A) \leftarrow (A) - 1$ $(A) \leftarrow (AL) \times (TL)$		_	dH		01
DIVU A	21	1	$(A) \leftarrow (AL) \wedge (TL)$ $(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (T) \wedge (AL), \text{MOD} \rightarrow (T)$ $(A) \leftarrow (A) \wedge (T)$	- -	_	dH	+ + R -	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	_	_	dH	++R-	73
XORW A	3	li	$(A) \leftarrow (A) \forall (T)$	_	_	dH	++R-	53
CMP A	2	li	(TL) – (AL)	_	_	_	++++	12
CMPW A	3	1	(T) – (A)	_	_	_	++++	13
RORC A	2	1	$rac{}{\hookrightarrow} C \rightarrow A \rightarrow$	_	_	_	++-+	03
ROLC A	2	1	$C \leftarrow A \leftarrow$	_	_	_	++-+	02
CMP A,#d8	2	2	(A) – d8	-	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ((ÉP))	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \ \forall \ (TL)$	_	_	_	++R-	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	_	_	_	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \ \forall \ (dir)$	_	_	_	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \ \forall \ (\ (EP) \)$	_	_	_	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \ \forall \ (\ (IX) + off)$	_	_	-	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \ \forall \ (Ri)$	_	_	_	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	_	_	-	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	_	_	_	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	_	_	+ + R –	65

(Continued)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	-	_	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	_	_	_		C1
DECW SP	3	1	(SP) ← (SP) – 1	_	_	_		D1

Table 4 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC ← PC + rel	-	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC ← PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC ← PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	_	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A),(A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

Table 5 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dΗ		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90


■ INSTRUCTION MAP


I IIIO I			MAP													
ш	MOVW A,PC	MOVW A,SP	MOVW A,IX	MOVW A,EP	XCHW A,PC	XCHW A,SP	XCHW A,IX	XCHW A,EP	BNC rel	BC rel	BP rel	BN rel	BNZ rel	BZ rel	BGE rel	BLT rel
Ш	JMP @A	MOVW SP,A	MOVW IX,A	MOVW EP,A	MOVW A,#d16	MOVW SP,#d16	MOVW IX,#d16	MOVW EP,#d16	CALLV #0	CALLV #1	CALLV #2	CALLV #3	CALLV #4	CALLV #5	CALLV #6	CALLV #7
٥	DECW	DECW	DECW	DECW	MOVW ext,A	MOVW dir,A	MOVW @IX+d,A	MOVW @EP,A	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
ပ	INCW A	INCW SP	INCW X	INCW	MOVW A,ext	MOVW A,dir	MOVW A,@IX+d	MOVW A,@EP	INC R0	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
В	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir: 3,rel	BBC dir: 4,rel	BBC dir: 5,rel	BBC dir: 6,rel	BBC dir: 7,rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS dir: 7,rel
∢	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2	CLRB dir: 3	CLRB dir: 4	CLRB dir: 5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SETB dir: 1	SETB dir: 2	SETB dir: 3	SETB dir: 4	SETB dir: 5	SETB dir: 6	SETB dir: 7
6	SETI	SETC	MOV A,@A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX +d,#d8	CMP @EP,#d8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP R7,#d8
80	CLRI	CLRC	MOV @A,T	MOVW @A,T	DAA	MOV dir,#d8	MOV @IX +d,#d8	MOV @EP,#d8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV R7,#d8
7	MOWW A,PS	MOVW PS,A	OR A	ORW A	OR A,#d8	OR A,dir	OR A,@IX +d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR A,R7
9	MOV A,ext	MOV ext,A	AND A	ANDW A	AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
2	POPW A	POPW IX	XOR A	XORW A	XOR A,#d8	XOR A,dir	XOR A,@IX +d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR A,R7
4	PUSHW A	PUSHW IX	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX +d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV R7,A
က	RETI	CALL addr16	SUBC A	SUBCW	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC A,R4	SUBC A,R5	SUBC A,R6	SUBC A,R7
2	RET	JMP addr16	ADDC A	ADDCW A	ADDC A,#d8	ADDC A,dir	ADDC A,@IX +d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
_	SWAP	DIVU	CMP	CMPW	CMP A,#d8	CMP A,dir	CMP A,@IX +d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP A,R7
0	NOP	MULU A	ROLC A	RORC A	MOV A,#d8	MOV A,dir	MOV A,@IX+d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
L H	0	-	2	က	4	2	9	7	ω	6	∢	a	ပ	۵	ш	ч

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89589BPFM MB89P589BPFM	64-pin plastic QFP (FPT-64P-M09)	
MB89583BPFV MB89585BPFV MB89P585BPFV MB89583BWPFV MB89585BWPFV MB89P585BWPFV	64-pin plastic LQFP (FPT-64P-M03)	

■ PACKAGE DIMENSION





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1,

Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan

Tel: +81-3-5322-3347 Fax: +81-3-5322-3386 http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH

Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan,

New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0012

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.