# 8-bit Proprietary Microcontroller

**CMOS** 

# F<sup>2</sup>MC-8L MB89601R Series

# MB89601R/603/P601/PV620

#### **■ DESCRIPTION**


The MB89601R series is compact one-chip microcontrollers using the F<sup>2</sup>MC-8L\* CPU core for which can operate at low voltage but at high speed. The microcontrollers contain peripheral functions such as timers, a serial interface and an external interrupt and are applicable to welfare products, especially portable devices required savings in board space.

\*: F2MC stands for FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

- High-speed processing at low voltage
   Minimum execution time: 0.5 μs/3.5 V at 8 MHz
- F<sup>2</sup>MC-8L family CPU core
- Timer
  - 8-bit PWM timer (also usable as a reload timer)
- Serial interface
  - Switchable transfer direction allows communication with various equipment.
- External interrupt
  - Capable of wake-up from low-power consumption modes (with an edge detection function)
- Low-power consumption modes
  - Stop mode (Oscillation stops to minimize the current consumption.)
  - Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

#### **■ PACKAGE**



## **■ PRODUCT LINEUP**

Part number Parameter	MB89601R	MB89603	MB89P601	MB89PV620*1		
Classification	Mass produc (mask ROI	Piggyback/evaluation product (for evaluation and development)				
ROM size (internal ROM)	4 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal mask ROM)	4 K × 8 bits (external ROM, programming with general-purpose EPROM programmer)	32 K × 8 bits (external ROM)		
RAM size		80 × 8 bits		1 K × 8 bits		
CPU functions		Number of instruction Instruction bit length: Instruction length: Data bit length: Minimum execution to Interrupt processing	: 8 bits 1 to 3 bytes 1, 8, 16 bits ime: 0.5 μs/8 MHz			
Ports	Input ports: Output ports: I/O ports (N-ch open-	1 (also serve as none drain): 8 (3 ports also s	peripherals.)	5 (4 ports also serve as peripherals.) 8 (8 ports also serve as peripherals.) 8 (4 ports also serve as		
	Output ports (CMOS) I/O ports (CMOS):		serves as peripherals.)	peripherals.) 8 (8 ports also serve as peripherals.) 24 (24 ports also serve as peripherals.)		
	Total:	33		53		
8-bit PWM timer	8-bit reload timer operation (toggled output capable, operating clock cycle: 0.5 to 8 μs) 8-bit resolution PWM operation (conversion cycle: 128 to 2048 μs)					
8-bit pulse-width count timer		8-bit timer operation 8-bit reload timer operation 8-bit pulse-width measurement operation				
16-bit timer/counter		16-bit timer operation 16-bit event conter				
8-bit serial I/O	LSE One clock s (one external shift clock	SI/O × 2 channels				
8-bit A/D converter		8-bit resolution × 8 channels A/D conversion mode Sense mode Reference voltage input				
External interrupt	Rising Used also f	ction, interrupt vector, edge/falling edge sele or wake-up from stop/s tion is also permitted ir	ctability sleep modes.	External interrupt × 4 channels		

### (Continued)

Part number Parameter	MB89601R	MB89603	MB89P601	MB89PV620*1		
Standby mode	Sleep mode, stop mode					
Process	CMOS					
Operating voltage*1	2.2 V to 6.0 V 2.7 V to 6.0 V					
EPROM for use				MBM27C256A-20TV MBM27C256A-20CZ		

<sup>\*1:</sup> The piggyback/evaluation product is applicable to the MB89620 series.

#### ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89601R MB89603 MB89P601	MB89PV620
DIP-48P-M05	0	×
MDP-64C-P02	×	0
MQP-64C-P01	×	0

○ : Available × : Not available

Note: For more information about each package, see section "■ Package Dimensions."

#### **■ DIFFERENCES AMONG PRODUCTS**

### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89601R, MB89603, MB89P601, upper than 0140<sub>H</sub> of each register bank cannot be used.
- The stack area, etc., is set at the upper limit of the RAM.
- External area is used.

#### 2. Current Consumption

- In the case of the MB89PV620, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics.")

#### 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.


Before using options check "■ Mask Options."


Take particular care on the following point:

• Options are fixed on the MB89PV620 and MB89P601.

<sup>\*2:</sup> Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

### **■ PIN ASSIGNMENT**





### • Pin assignment on package top (MB89PV620 only)

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
65	N.C.	73	A2	81	N.C.	89	ŌĒ
66	V <sub>PP</sub>	74	A1	82	O4	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	O6	92	A9
69	A6	77	O1	85	07	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	О3	87	CE	95	A14
72	А3	80	Vss	88	A10	96	Vcc

N.C.: Internally connected. Do not use.

## **■ PIN DESCRIPTION**

### • MB89601R/603/P601

Pin no.	Din nome	Circuit	Function
SQFP*	Pin name	type	Function
3	X0	А	Cystal oscillator pins
2	X1		
38	MOD0	В	Operating mode selection pins
35	MOD1		Connect directly to Vss.
14	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".
27 to 34	P00 to P07	D	General-purpose I/O ports
39 to 46	P10 to P17		
16 to 22	P30 to P36	E	General-purpose I/O ports This port is a hysteresis input type. A software pull-up resistor is provided as an option.
23	P37/PTO		General-purpose I/O port This port is a hysteresis input type. Also serves as the toggle output for the 8-bit PWM timer. A software pull-up resistor is provided as an option.
4 to 8	P40 to P44	G	N-ch open-drain I/O port This port is a hysteresis input type.
9	P45/SCK		N-ch open-drain I/O port This port is a hysteresis input type. Also serves as the clock I/O for the serial I/O.
10, 11	P46/SO, P47/SI		N-ch open-drain I/O port This port is a hysteresis input type. Also serves as the data output for the serial I/O.
15	P60/INT	I	General-purpose input-only port Also serves as an external interrupt input. This port is a hysteresis input type.
26	Vcc	T -	Power supply pin
47	Vss	_	Power supply (GND) pin
1, 12, 13, 24, 25, 36, 37, 48	N.C.	_	Be sure to leave them open.

<sup>\*:</sup> FPT-48P-M05

### • MB89PV620

Pin	no.	D:	Circuit	Function
MDIP*1	MQFP*2	Pin name	type	Function
30	23	X0	А	Crystal oscillator pins
31	24	X1		
28	21	MOD0	В	Operating mode selection pins
29	22	MOD1		Connect directly to Vcc or Vss.
27	20	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".
56 to 49	49 to 42	P00/AD0 to P07/AD7	D	General-purpose I/O ports When an external bus is used, this port function as multiplex pins of lower address output and data I/O.
48 to 41	41 to 34	P10/A08 to P17/A15	D	General-purpose I/O ports When an external bus is used, this port function as a upper address output.
40	33	P20/BUFC	F	General-purpose output-only port When an external bus is used, this port can also be used as a buffer control output by setting the BCTR.
39	32	P21/HAK	F	General-purpose output-only port When an external bus is used, this port can also be used as a hold-acknowledge by setting the BCTR.
38	31	P22/HRQ	D	General-purpose output-only port When an external bus is used, this port can also be used as a hold request input by setting the BCTR.
37	30	P23/RDY	D	General-purpose output-only port When an external bus is used, this port functions as a ready input.
36	29	P24/CLK	F	General-purpose output-only port When an external bus is used, this port functions as a clock output.
35	28	P25/WR	F	General-purpose output-only port When an external bus is used, this port functions as a write signal output.
34	27	P26/RD	F	General-purpose output-only port When an external bus is used, this port functions as a read signal output.

\*1: MDP-64C-P02

\*2: MQP-64C-P01

## (Continued)

Pin	no.	Din nama	Circuit	Eunation
MDIP*1	MQFP*2	Pin name	type	Function
33	26	P27/ALE	F	General-purpose output-only port When an external bus is used, this port functions as an address latch signal output.
58	51	P30/ADST	E	General-purpose I/O port Also serves as the external activation input for the A/D converter. This port is a hysteresis input type.
59	52	P31/SCK1	E	General-purpose I/O port Also serves as the clock I/O for the serial I/O 1. This port is a hysteresis input type.
60	53	P32/SO1	Е	General-purpose I/O port Also serves as the data output for the serial I/O 1. This port is a hysteresis input type.
61	54	P33/SI1	Е	General-purpose I/O port Also serves as the data input for the serial I/O 1. This port is a hystereisis input type.
62	55	P34/EC	Е	General-purpose I/O port Also serves as the external clock input for the 16-bit timer/counter. This port is a hysteresis input type.
63	56	P35/PWC	Е	General-purpose I/O port Also serves as the measured-pulse input for the 8-bit pulse width-counter. This port is a hysteresis input type.
1	58	P36/WTO	Е	General-purpose I/O port Also serves as the toggle output for the 8-bit pulse-width counter. This port is a hysteresis input type.
2	59	P37/PTO	Е	General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer. This port is a hysteresis input type.
3 to 6	60 to 63	P40 to P43	G	N-ch open-drain I/O ports This port is a hysteresis input type.
7	64	P44/BZ	G	N-ch open-drain I/O port Also serves as a buzzer output. This port is a hysteresis input type.
8	1	P45/SCK2	G	N-ch open-drain I/O port Also serves as the clock I/O for the serial I/O 2. This port is a hysteresis input type.
9	2	P46/SO2	G	N-ch open-drain I/O port Also serves as the data output for the serial I/O 2. This port is a hysteresis input type.

\*1: MDP-64C-P02

\*2: MQP-64C-P01

## (Continued)


Pin	no.	Pin name	Circuit	Function
MDIP*1	MQFP*2	Pin name	type	Function
10	3	P47/SI2	G	N-ch open-drain I/O port Also serves as the data I/O for the serial I/O 2. This port is a hysteresis input type.
11 to 18	4 to 11	P50/AN0 to P57/AN7	Н	N-ch open-drain output-only ports Also serves as the analog input for the A/D converter.
22 to 25	15 to 18	P60/INT0 to P63/INT3	I	General-purpose input-only ports Also serves as an external interrupt input. This port is a hysteresis input type.
26	19	P64	I	General-purpose input-only port This port is a hysteresis input type.
64	57	Vcc	_	Power supply pin
32, 57	25, 50	Vss	_	Power supply (GND) pins
19	12	AVcc	_	A/D converter power supply pin
20	13	AVR	_	A/D converter reference voltage input pin
21	14	AVss	_	A/D converter power supply pin. Use this port at the same voltage as Vss.


\*1: MDP-64C-P02

## • External EPROM pins (MB89PV620 only)

Pin	no.	Dia nome	1/0	Function
MDIP	MQFP	Pin name	I/O	Function
65	66	V <sub>PP</sub>	0	"H" level output pin
66 67 68 69 70 71 72 73 74	67 68 69 70 71 72 73 74 75	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
75 76 77	77 78 79	O1 O2 O3	I	Data input pins
78	80	Vss	0	Power supply (GND) pin
79 80 81 82 83	82 83 84 85 86	O4 O5 O6 O7 O8	I	Data input pins
84	87	CE	0	ROM chip enable pin Outputs "H" during standby.
85	88	A10	0	Address output pin
86	89	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
87 88 89	91 92 93	A11 A9 A8	0	Address output pins
90	94	A13	0	
91	95	A14	0	
92	96	Vcc	0	EPROM power supply pin
_	65 76 81 90	N.C.	_	Internally connected pins Be sure to leave them open.

## ■ I/O CIRCUIT TYPE





### **■ HANDLING DEVICES**

### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than P40 to P47, P60 or if higher than the voltage which shows on section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

#### 3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

### 4. Power Supply Voltage Fluctuations

Although  $V_{\rm CC}$  power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that  $V_{\rm CC}$  ripple fluctuations (P-P value) will be less than 10% of the standard  $V_{\rm CC}$  value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

### 5. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

### ■ PROGRAMMING TO THE EPROM ON THE MB89P601


The MB89P601 is an OTPROM version of the MB89601R series.

#### 1. Features

- 4-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

### 2. Memory Space

Memory space in each mode such as 4-Kbyte PROM is diagrammed below.



### 3. Programming to the EPROM

In EPROM mode, the MB89P601 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.


When the operating ROM area for a single chip is 32 Kbytes (8000<sub>H</sub> to FFFF<sub>H</sub>) the PROM can be programmed as follows:

#### Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 7000<sub>H</sub> to 7FFF<sub>H</sub> (note that addresses E000<sub>H</sub> to FFFF<sub>H</sub> while operating as a single chip assign to 7000<sub>H</sub> to 7FFF<sub>H</sub> in EPROM mode).
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

### 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

### 6. EPROM Programmer Socket Adapter

Package	Compatible socket adapter
FPT-48P-M05	ROM-48QF-28DP-8L

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760 Note: Connect the adapter jumper pin to Vss when using.

### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

### 2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32(Rectangle)	ROM-32LC-28DP-YG

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

### 3. Memory Space


Memory space in each mode, such as 32-Kbyte PROM, is diagrammed below.



### 4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0006H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


### **■ BLOCK DIAGRAM**



### **■ CPU CORE**

### 1. Memory Space

The microcontrollers of the MB89601R series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89601R series is structured as illustrated below.



### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit register for indicating a stack area


Program status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	l l	<b>†</b>
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.


V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to 32 banks can be used on the architecture, but only 8 banks can be used on the MB89601R series due to the restricted internal RAM size. The bank currently in use is indicated by the register bank pointer (RP).



Note: For software development, take care that the usable register banks on the MB89601R/603 are different from that on the MB89PV620. On the MB89PV620, up to 32 banks can be used.

## ■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	DDR1	Port 1 data direction register
04н	(R/W)	SPCR	Port 3 pull-up register
05н			Vacancy
06н			Vacancy
07н			Vacancy
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog timer control register
ОАн	(R/W)	TBTC	Clock interrupt control register
0Вн			Vacancy
0Сн	(R/W)	PDR3	Port 3 data register
0Дн	(W)	DDR3	Port 3 data direction register
0Ен	(R/W)	PDR4	Port 4 data register
0Fн			Vacancy
10н			Vacancy
11н	(R)	PDR6	Port 6 data register
12н	(R/W)	CNTR	PWM control register
13н	(W)	COMR	PWM compare register
14н			Vacancy
15н			Vacancy
16н			Vacancy
17н			Vacancy
18н			Vacancy
19н			Vacancy
1Ан			Vacancy
1Вн			Vacancy
1Сн			Vacancy
1D <sub>H</sub>			Vacancy
1Ен	(R/W)	SMR	Serial mode register
1Fн	(R/W)	SDR	Serial data register

## (Continued)

Address	Read/write	Register name	Register description		
20н			Vacancy		
21н			Vacancy		
22н			Vacancy		
23н			Vacancy		
24н	(R/W)	EIC	External interrupt control register		
25н to 7Вн			Vacancy		
7Сн	(W)	ILR1	Interrupt level setting register 1		
7Dн	(W)	ILR2	Interrupt level setting register 2		
7Ен	(W)	ILR3 Interrupt level setting register 3			
7Fн			Vacancy		

Note: Do not use vacancies.

### **■ ELECTRICAL CHARACTERISTICS**

### 1. Absolute Maximum Ratings

(Vss = 0.0 V)

Davamatav	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc	Vss-0.3	Vss + 7.0	V	
Input voltogo	VI1	Vss - 0.3	Vcc + 0.3	V	Except P40 to P47, P60
Input voltage	V <sub>I2</sub>	Vss-0.3	Vss + 7.0	V	P40 to P47, P60
Output valtage	V <sub>O1</sub>	Vss - 0.3	Vcc + 0.3	V	Except P40 to P47
Output voltage	V <sub>O2</sub>	Vss - 0.3	Vss + 7.0	V	P40 to P47
"L" level maximum output current	loL	_	20	mA	
"L" level average output current	lolav	_	4	mA	Average value (operating current × operating rate)
"L" level total average output current	ΣIOLAV	_	40	mA	Average value (operating current × operating rate)
"L" level total maximum output current	Σloι	_	100	mA	
"H" level maximum output current	Іон	_	-20	mA	
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating rate)
"H" level total average output current	ΣIOHAV	_	-20	mA	Average value (operating current × operating rate)
"H" level total maximum output current	∑Іон		-50	mA	
Power consumption	PD	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded.

Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
Farameter	Symbol	Min.	Max.	Oilit	Kemarks
		2.2*	6.0	V	Normal operation assurance range* MB89601R/603
Power supply voltage	Vcc	2.7*	6.0	V	Normal operation assurance range* MB89P601
		1.5	6.0	V	Retains the RAM state in stop mode
Operating temperature	TA	-40	+85	°C	

\*: These values vary with the operating frequency. See Figure 1.




Figure 1 Operating Voltage vs. Clock Operating Frequency

## 3. DC Characteristics

 $(Vcc = +5.0 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

				( • • • • •	Value	/ss = 0.0 V,		Í
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	VIH	P00 to P07, P10 to P17	_	0.7 Vcc		Vcc + 0.3	V	
"H" level input voltage	V <sub>IHS1</sub>	P30 to P37, MOD0, MOD1, RST	_	0.8 Vcc	_	Vcc + 0.3	V	
	VIHS2	P40 to P47, P60	_	0.8 Vcc	_	Vss + 6.0	V	
	VIL	P00 to P07, P10 to P17	_	Vss - 0.3	_	0.3 Vcc	V	
"L" level input voltage	VILS	P30 to P37, MOD0, MOD1, RST, P40 to P47, P60	_	Vss - 0.3	_	0.2 Vcc	V	
Open-drain output pin application voltage	VD	P40 to P47	_	Vss - 0.3	_	Vss + 6.0	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P30 to P37	Iон = -2.0 mA	4.0	_	_	V	
"L" level output voltage	Vol	P00 to P07, P10 to P17, P30 to P37, P40 to P47	IoL = +1.8 mA	_	_	0.4	V	
	V <sub>OL2</sub>	RST	IoL = +4.0 mA	_		0.4	V	
Input leakage current (Hi-z output leakage current)	Іш	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P60, MOD0, MOD1	0.0 V < V1 < Vcc	_	_	±5	μΑ	Without pull-up resistor
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P60, RST	V <sub>I</sub> = 0.0 V	25	50	100	kΩ	

(Continued)

 $(Vcc = +5.0 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Condition		Value		Unit	Remarks	
Farameter	Symbol	FIII	Condition	Min.	Тур.	Max.	Oilit	Remarks	
	Icc		Fc = 8 MHz Normal operating mode	_	9	15	mA		
Power supply		Vcc	Fc = 8 MHz	_	10	18	mA	MB89P601	
current*	Iccs	VCC	Fc = 8 MHz Sleep mode	_	3	4	mA	External clock	
	Іссн		T <sub>A</sub> = +25°C Stop mode	_	_	10	μА		
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	10	_	pF		

<sup>\* :</sup> The power supply current is measured at the external clock.

Note: A pull-up resistor for P00 to P07, P10 to P17, P40 to P47 and P60 is selectable on MB89601R/603 only.


### 4. AC Characteristics

### (1) Reset Timing

 $(Vcc = +5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol Condition		Valu	ue	Unit	Remarks
Parameter	Gyillboi	Condition	Min.	Max.	Oilit	Remarks
RST "L" pulse width	<b>t</b> zlzh	_	16 txcyL	_	ns	

Note: txcyL is the oscillation cycle (1/Fc) to input to the X0 pin.




### (2) Power-on Reset

 $(Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	mbol Condition		Value		Remarks	
Farameter	Syllibol	Condition	tion Min. Max. Unit Remar		Keillaiks		
Power supply rising time	<b>t</b> R		_	50	ms	Power-on reset function only	
Power supply cut-off time	<b>t</b> off		1		ms	Due to repeated operations	

Note: Abrupt change in power supply voltage may cause a power-on reset.


If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



## (3) Clock Timing

 $(Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Davamatar	Symbol	Din	Condition	Va	lue	Unit	Remarks	
Parameter	Symbol	Pin	Condition	Min.	Max.	Unit	Remarks	
Clock frequency	Fc	X0, X1	_	1	8	MHz		
Clock cycle time	txycL	X0, X1	_	125	_	ns		
Input clock pulse width	Pwh PwL	Х0	_	20	_	ns	External clock	
Input clock rising/falling time	tcr tcr	X0	_	_	10	ns	External clock	



## (4) Instruction Cycle


Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	<b>t</b> inst	4/Fc	μs	t <sub>inst</sub> = 0.5 μs when operating at Fc = 8 MHz

### (5) Serial I/O Timing

 $(Vcc = +5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol Pin		Condition	Valu	ıe	Unit	Remarks
raiailletei	Symbol	FIII	Condition	Min.	Max.	01111	Kemarks
Serial clock cycle time	tscyc	SCK	Internal shift clock mode	2 tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO		-200	200	ns	
Valid SI → SCK ↑	tıvsh	SI, SCK		1/2 tinst*	_	μs	
$SCK \uparrow \to valid \; SI \; hold \; time$	<b>t</b> sHIX	SCK, SI		1/2 tinst*	_	μs	
Serial clock "H" pulse width	<b>t</b> shsl	SCK		1 <b>t</b> inst*	_	μs	
Serial clock "L" pulse width	<b>t</b> slsh	SCK		1 <b>t</b> inst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO	External shift clock mode	0	200	ns	
Valid SI → SCK ↑	tıvsh	SI, SCK		1/2 tinst*	_	μs	
$SCK \uparrow \rightarrow valid SI hold time$	<b>t</b> shix	SCK, SI		1/2 tinst*	_	μs	

<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle."




## (6) Peripheral Input Timing

 $(Vcc = +5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 


Porometer	Symbol	Pin	Condition	Val	ue	Unit	Remarks
Parameter	Syllibol		Condition	Min.	Max.		
Peripheral input "H" pulse width 1	<b>t</b> ılıH1	INT		2 tinst*	_	μs	
Peripheral input "L" pulse width 1	t <sub>IHIL1</sub>	IINI	_	2 tinst*	_	μs	

<sup>\*:</sup> For information on t<sub>inst</sub>, see "(4) Instruction Cycle."




### **■ EXAMPLE CHARACTERISTICS**


## (1) "L" Level Output Voltage




### (2) "H" Level Output Voltage



### (3) "H" Level Input Voltage/"L" Level Input Voltage



## (4) Pull-up Resistance



## **■ INSTRUCTIONS**

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

**Table 1 Instruction Symbols** 

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

#### (Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

#### Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: Number of instructions

#: Number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

• AL and AH must become the contents of AL and AH immediately before the instruction

is executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F  $\leftarrow$  This indicates 48, 49, ... 4F.

**Table 2 Transfer Instructions (48 instructions)** 

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	( (EP) ) ← (A)	_	_	_		47
MOV Ri,A	3	1	(Ri) ← (A)	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A,dir	3	2	(A) ← (dir)	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	(A) ← ( (EP) )	AL	_	_	++	07
MOV A,Ri	3	1	(A) ← (Ri)	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	( (EP) ) ← d8	_	_	_		87
MOV Ri,#d8	4	2	(Ri) ← d8	-	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
			$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	(EP) ← (A)	-	_	_		E3
MOVW A,#d16	3	3	(A) ← d16	AL	AH	dΗ	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
			$(AL) \leftarrow ((IX) + off + 1)$					
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow (\ (A)\ ),\ (AL) \leftarrow (\ (A)\ ) + 1)$	AL	AH	dH	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A,EP	2	1	(A) ← (EP)	_	_	dH		F3
MOVW EP,#d16	3	3	(EP) ← d16	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F2
MOVW SP,A	2	1	(SP) ← (A)	_	_			E1
MOVW A,SP	2	1	(A) ← (SP)	_	_	dH		F1
MOV @A,T	3	1	$((A)) \leftarrow (T)$	-	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	(IX) ← d16	-	_	<del>-</del> .		E6
MOVW A,PS	2	1	(A) ← (PS)	-	_	dH		70
MOVW PS,A	2	1	(PS) ← (A)	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	(dir): b ← 1	_	_	_		A8 to AF
CLRB dir: b	4	2	$(dir): b \leftarrow 0$	_	_	_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL				42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_	_	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	-	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	(A) ← (PC)	_	_	dH		F0

<sup>Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics</sup> are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

Table 3 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	-	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	_	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	-	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	<del></del> .	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	++++	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	_	_	_	+++-	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	_	_	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_			C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	_	_	_	+++-	D8 to DF
DECW EP	3	1	(EP) ← (EP) − 1	_	_	_		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	_	-11.1		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH	++	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	الہ الہ	-	dH		01
DIVU A ANDW A	21 3	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00 dH	++R-	11
ORW A	3	1	$(A) \leftarrow (A) \wedge (T)$	_	_	dH	++R- ++R-	63
XORW A	3	1	$(A) \leftarrow (A) \vee (T)$	_			++R- ++R-	73
CMP A	2	1 1	$(A) \leftarrow (A) \forall (T)$	_	_	dH	++K-	53 12
CMPW A	3		(TL) – (AL)	_	_	_	++++	13
RORC A	2		(T) – (A)	_	_	_		03
RORC A		'		_	_	_	++-+	03
ROLC A	2	1		_	_	_	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ( (EP) )	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \ \forall \ (TL)$	_	_	_	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \ \forall \ d8$	_	_	_	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \ \forall \ (dir)$	_	-	-	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \ \forall \ (\ (EP)\ )$	_	-	-	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \ \forall \ ((IX) + off)$	_	-	-	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \ \forall \ (Ri)$	_	-	-	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	_	-	-	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	_	-	-	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	_	_	+ + R –	65

## (Continued)

Mnemonic	2	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	_	_	++R-	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	++R-	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	++R-	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	++R-	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	++R-	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	++R-	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	++R-	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	++R-	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	++R-	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	( (EP) ) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	_	_	_		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	_	_	_		D1

## Table 1 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC ← PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC ← PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC $\leftarrow$ PC + rel	_	_	_		FA
BLT rel	3	2	If V $\forall$ N = 1 then PC $\leftarrow$ PC + rel	_	_	_		FF
BGE rel	3	2	If V $\forall$ N = 0 then PC $\leftarrow$ PC + rel	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC $\leftarrow$ PC + rel	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If $(dir: b) = 1$ then PC $\leftarrow$ PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dH		F4
RET	4	1	Return from subrountine	_	–	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

## Table 2 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

## **■ INSTRUCTION MAP**

	W A,PC	W A,SP	> \(\frac{A}{2}\)	W A,EP	W A,PC	W A,SP	> X	W A,EP	le	<u>la</u>	<u>la</u>	<u>a</u>	<u>e</u>	<u>e</u>	<u>a</u>	<u>e</u>
ь	MOV	MOV	MOW	MOV	XCH	XCH	XCHV	XCH	BNC	BC	ВР	BN	BNZ	BZ	BGE	BLT
ш	JMP @A	MOVW SP,A	MOWW IX,A	MOVW EP,A	MOVW A,#d16	MOVW SP,#d16	MOVW IX,#d16	MOVW EP,#d16	CALLV #0	CALLV #1	CALLV #2	CALLV #3	CALLV #4	CALLV #5	CALLV #6	CALLV #7
D	DECW A	DECW SP	DECW	DECW EP	MOVW ext,A	MOVW dir,A	MOWV @IX +d,A	MOVW @EP,A	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
၁	INCW A	INCW SP	INCW	INCW EP	MOVW A,ext	MOVW A,dir	MOVW A,@IX +d	MOVW A,@EP	INC R0	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
В	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir:3,rel	BBC dir: 4,rel	BBC dir:5,rel	BBC dir: 6,rel	BBC dir:7,rel	BBS dir: 0,rel	BBS dir:1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS dir: 7,rel
٧	CLRB dir: 0	CLRB dir:1	CLRB dlr:2	CLRB dir:3	CLRB dir:4	CLRB dir:5	CLRB dir: 6	CLRB dir:7	SETB dir: 0	SETB dir:1	SETB dir: 2	SETB dir:3	SETB dir: 4	SETB dir: 5	SETB dir: 6	SETB dir: 7
9	SETI	SETC	MOV A,@A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX +d,#d8	CMP @EP,#d8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP R7,#d8
8	CLRI	CLRC	MOV @A,T	MOWW @A,T	DAA	MOV dir,#d8	MOV @IX +d,#d8	MOV @EP,#d8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV R7,#d8
7	MOWW A,PS	MOWV PS,A	OR A	ORW A	OR A,#d8	OR A,dir	OR A,@IX +d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR A,R7
9	MOV A,ext	MOV ext,A	AND	ANDW A	AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
5	POPW A	POPW IX	XOR	XORW A	XOR A,#d8	XOR A,dir	XOR A,@IX +d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR A,R7
4	PUSHW A	PUSHW	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX +d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV R7,A
3	RETI	CALL addr16	SUBC	SUBCW	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC I	SUBC A,R5	SUBC A,R6	SUBC A,R7
2	RET	JMP addr16	ADDC A	ADDCW	ADDC A,#d8	ADDC A,dir	ADDC A,@IX +d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
1	SWAP	DIVU	CMP	CMPW	CMP A,#d8	CMP A,dir	CMP A,@IX +d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP A,R7
0	NOP	MULU A	ROLC A	RORC A	MOV A,#d8	MOV A,dir	MOV A,@IX +d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
LH	0	-	2	က	4	5	9	7	œ	6	A	Δ	၁	D	ш	ш

### **■ MASK OPTIONS**


	Part number	MB89601R MB89603	MB89P601	MB89PV620
No.	Specifying procedure	Specify when ordering masking	Setting not possible	Setting not possible
	Pull-up resistors P00 to P07, P10 to P17, P40 to P47 <sup>2</sup> , P60 <sup>2</sup>	Selectable by pin	Fixed to without pull- up resistor	Fixed to without pull-up resistor
1	P30 to P33*1	Selectable by pin (Software pull-up resistor)	Can be set per pin (Software pull-up resistor)	
	P33 to P37*1	Selectable by 4 pins (Software pull-up resistor)  Can be set per 4 (Software pull-up resistor)		
2	Power-on reset selection  With power-on reset  Without power-on reset	Selectable	Fixed to with power-on reset	Fixed to with power-on reset
3	Selection of the oscillation stabilization time  Crystal oscillator: (218/Fc) Ceramic oscillator: (212/Fc)	Selectable	Fixed to crystal oscillator (218/Fc)	Fixed to crystal oscillator (218/Fc)
4	Reset pin output With reset output Without reset output	Selectable	Fixed to with reset output	Fixed to with reset output


### **■** ORDERING INFORMATION


Part number	Package	Remarks
MB89P601PFV MB89601PFV	48-pin Plastic SQFP (FPT-48P-M05)	
MB89PV620C-SH	64-pin Ceramic MDIP (MDP-64C-P02)	
MB89PV620CF	64-pin Ceramic MQFP (MQP-64C-P01)	

<sup>\*1:</sup> A pull-up resistor for P30 to P37 is not set when ordering masking. It is set by software.
\*2: When a pull-up resistor for P40 to P47 and P60 is selected, the input signal exceeding Vcc voltage is not possible.

## **■ PACKAGE DIMENSIONS**







# **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0

Fax: (06103) 690-0

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

#### F9703

© FUJITSU LIMITED Printed in Japan