8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89863 Series

MB89863

DESCRIPTION

The MB89863 is a single-chip microcontroller using the F²MC-8L CPU core which can operate at low voltage but at high speed. The microcontroller contains peripheral functions such as a timers unit, timers, a UART, an A/D converter, and an external interrupt. The MB89863 is optimum to the pulse output for the control of an AC inverter motor, etc.

■ FEATURES

• F²MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

- Timer unit Outputs a non-overlap, three-phase waveforms to control an AC inverter motor. Also usable as a PWM timer (4 channels)
- 8-bit PWM timers: 2 channels Also usable as a reload timer
- UART

Full-duplex double buffer Synchronous and asynchronous data transfer



- 10-bit A/D converter Conversion time: 33 instruction cycles Activation by a timer unit capable
- External interrupt: 1 channel Usable for wake-up from low-power consumption modes (with an edge detection function)
- Low-power consumption modes
 Stop mode (Oscillation stops to minimize the current consumption)
 Sleep mode (the CPU stops to reduce the current consumption to approx. 1/3 of normal.)

■ PRODUCT LINEUP

Part number Parameter	MB89863	MB89P857	MB89W857						
Classification	Mass production product (mask ROM product)	Mass production product (mask ROM product)One-time PROM products/EPROM products also used for evaluation							
ROM size	8 K \times 8 bits (internal mask ROM)	8 K × 8 bits32 K × 8 bits (internal PROM programming with general-purpose EPROM programmer)							
RAM size	256×8 bits	256 × 8 bits 1 K × 8 bits							
CPU functions	Number of instructions:136Instruction length:8 bitsInstruction length:1 to 3 bytesData bit length:1, 8, 16 bits								
Minimum execution time	0.95 μs/4.2 MHz 0.5 μs/8 MHz	0.4 μs/	10 MHz						
Interrupt processing time	8.57 μs/4.2 MHz 4.5 μs/8 MHz	8.57 μs/4.2 MHz 4.5 μs/8 MHz 3.6 μs/10 MHz							
I/O ports	Max. 38	Max. 38 Max. 53							
Timer unit	10-bit up/down count timer \times 1 Compare registers with buffer \times 4 Compare clear registers with buffer, zero detection pin control, 4 output channels, non-overlap three-phase waveform output, independent three-phrase dead-time timer								
8-bit PWM timer 1, 8-bit PWM timer 2	 8-bit reload timer operation (toggled output capable, operating clock cycle: 1 to 64 instruction cycles) 8-bit resolution PWM operation (conversion cycle: 255 to 16320 instruction cycles) 								
UART	Clock-sy	8 bits nchronous/asynchronous data tr	ansfer capable						
8-bit serial I/O	 8 bits, LSB first/MSB first selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 2, 8, instruction cycles) 								
10-bit A/D converter	A/[Continuous activation by a (On the l	10-bit resolution \times 8 channe O conversion time of 33 instructio compare channel 0 in timer unit WB89863, the external activation	ls on cycles or an external activation capable n is incapable.)						
External interrupt	1 channel	4 cha	innels						
	Use (Edg	Rising edge/falling edge selecta d also for wake-up from stop/sle e detection is also permitted in s	ability ep mode. top mode.)						
Standby mode		Sleep mode, stop mode							
Process		CMOS							
Package	QFP-48	SHD	IP-64						
Operating voltage	5.0 V ±10%	2.7 to	5.5 V						

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Din namo	Circuit	Eurotion
QFP48		type	Function
5	X0	A	Crystal oscillator pins (max. 8 MHz)
6	X1		
3	MOD0	В	Operating mode selection pins
4	MOD1		These pins are with a pull-down resistor.
2	RST	С	Reset I/O pin. This port is a hysteresis input type. The internal circuit initialized by the input of "L". This pin is with a pull-up resistor.
22 to 29	P07 to P00	D	General-purpose I/O ports
30 to 36	P27 to P21	F	General-purpose output ports
21	P30/SCK	E	General-purpose I/O port Also serves as the I/O for the UART. This port is a hysteresis input type.
20	P31/SO	E	General-purpose I/O port Also serves as the data output for the UART. This port is a hysteresis input type.
18	P32/SI	E	General-purpose I/O port Also serves as the data input for the UART. This port is a hysteresis input type.
17	P36/PTO1	E	General-purpose I/O port Also serves as the pulse output for the 8-bit PWM 1. This port is a hysteresis input type.
16	P37/PTO2	E	General-purpose I/O port Also serves as the pulse output for the 8-bit PWM 2. This port is a hysteresis input type.
15	P40/RTO0	E	General-purpose I/O port Also serves as the pulse output for the timer unit. This port is a hysteresis input type.
14	P41/RTO1/U	E	General-purpose I/O port Also serves as the pulse output or non-overlap 3-phase waveform output for the timer unit. This port is a hysteresis input type.
13	P42/RTO2/V	E	General-purpose I/O port Also serves as the pulse output or non-overlap 3-phase waveform output for the timer unit. This port is a hysteresis input type.
12	P43/RTO3/W	E	General-purpose I/O port Also serves as the pulse output or non-overlap 3-phase waveform output for the timer unit. This port is a hysteresis input type.
11	P44/X	E	General-purpose I/O port Also serves as the non-overlap 3-phase waveform output. This port is a hysteresis input type.

Pin no.	Pin no. Circuit		Eurotion
QFP48	- Pin name	type	Function
10	P45/Y	E	General-purpose I/O port Also serves as the non-overlap 3-phase waveform output. This port is a hysteresis input.
9	P46/Z	E	General-purpose I/O port Also serves as the non-overlap 3-phase waveform output. This port is a hysteresis input type.
8	P47/TRGI	E	General-purpose I/O port Also serves as the trigger input for the timer unit. This port is a hysteresis input type.
39 to 42, 45 to 48	P57/AN7 to P54/AN4, P53/AN3 to P50/AN0	G	N-channel open-drain output ports Also serve as analog input for the A/D converter.
38	P60/INT0	Н	General-purpose input port Also serves as an external interrupt input. This port is a hysteresis input type.
37	P64/DTTI	Н	General-purpose input port Also serves as a dead-time timer disable input. This port is a hysteresis input type. DTTI input is with a noise canceller.
7	Vcc		Power supply pin
19	Vss	—	Power supply (GND) pin
1	AVcc		A/D converter power supply pin
44	AVR		A/D converter reference voltage input pin
43	AVss		A/D converter power supply (GND) pin Use this pin at the same voltage as Vss.

■ I/O CIRCUIT TYPE



(Continued)



HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

4. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset and wake-up from stop mode.

5. Power Supply and Analog Input for A/D Converter

Take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

6. Treatment of Power Supply Pins on Microcontrollers with A/D Converter

Connect to be AVcc = Vcc, AVss = AVR = Vss when the A/D converter is not in use.

DEVELOPMENT ENVIRONMENT

The MB8963 is a mask ROM product.

When using an evaluation tool or an OTPROM product for software development, use the MB89P857 or MB89W857 with the socket adapter (Part number 64SD-48QF-8L manufactured by Sun Hayato Co., Ltd.) dedicated to the MB89863 (as shown in the following example).



For programming to the MB89P/W857, refer to the F^2MC-8L MB89860/850 Series Data Sheet.

BLOCK DIAGRAM



CPU CORE

1. Memory Space

The microcontrollers of the MB89863 offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89863 is structured as illustrated below.

2. Registers

The MB89863 has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

- 16 bills	•	initial value
PC	: Program counter	FFFD#
A	: Accumulator	Lh defined
т	: Temporary accumu	ulator Undefined
LX.	: index register	Lh defined
EP	: Extra pointer	Lh defined
SP	: Stack pointer	Lh defined
PS	: Program status	Hiag = 0, IL1, 0 = 11 Other bits are undefined.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

Rule for Conversion of Actual Addresses of the General-purpose Register Area																
											RP		I	Lowe	r OP	code
	'0''	'0''	'O''	'0''	'0''	'0''	'0''	"1"	F4	R3	R 2	R1	R0	bΩ	b1	b0
	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Generated addresses	A1 5	A14	A13	A12	A1 1	A10	Æ	A8	Æ	A6	AŐ	A4	A3	Æ	A1	AO

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1		f
1	0	2	
1	1	3	Low = no interrupt

- N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.
- Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.
- V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89863. The bank currently in use is indicated by the register bank pointer (RP).

Register Bank Configuration							

■ I/O MAP

Address	Read/write	Register name	Register description				
00н	(R/W)	PDR0	Port 0 data register				
01н	(W)	DDR0	Port 0 data direction register				
02н			Vacancy				
03н		Vacancy					
04н	(R/W)	PDR2	Port 2 data register				
05н			Vacancy				
06н			Vacancy				
07н			Vacancy				
08н	(R/W)	STBC	Standby control register				
09н	(W)	WDTC	Watchdog timer control register				
0Ан	(R/W)	TBTC	Time-base timer control register				
0Вн			Vacancy				
0Сн	(R/W)	PDR3	Port 3 data register				
0Dн	(W)	DDR3	Port 3 data direction register				
0Ен	(R/W)	PDR4	Port 4 data register				
0 F н	(W)	DDR4	Port 4 data direction register				
10н	(R/W)	PDR5	Port 5 data register				
11н			Vacancy				
12н	(R)	PDR6	Port 6 data register				
13н			Vacancy				
14н			Vacancy				
15н			Vacancy				
16н			Vacancy				
17н to1Bн			Vacancy				
1Сн	(R/W)	CTR1	PWM control register 1				
1Dн	(W)	CMR1	PWM compare register 1				
1Eн	(R/W)	CTR2	PWM control register 2				
1Fн	(W)	CMR2	PWM compare register 2				
20н	(R/W)	SMC	UART serial mode control register				
21н	(R/W)	SRC	UART serial rate control register				
22н	(R/W)	SSD	UART serial status/data register				
23н	(R/W)	SIDR/SODR	UART serial data register				

Note: Do not use vacancies.

(Continued)

Address	Read/write	Register name	Register description
24н			Vacancy
25н			Vacancy
26н	(R/W)	EIC1	External interrupt control register 1
27н			Vacancy
28н	(R/W)	ADC1	A/D converter control register 1
29н	(R/W)	ADC2	A/D converter control register 2
2Ан	(R/W)	ADDH	A/D converter data register (H)
2Вн	(R/W)	ADDL	A/D converter data register (L)
2Сн			Vacancy
2Dн	(W)	ZOCTR	Zero detection output control register
2Ен	(W)	CLRBRH	Compare clear buffer register (H)
2 F н	(W)	CLRBRL	Compare clear buffer register (L)
30н	(R/W)	TCSR	Timer control status register
31н	(R/W)	CICR	Compare interrupt control register
32н	(R/W)	TMCR	Timer mode control register
33н	(R/W)	COER	Compare/port selection register
34н	(R/W)	CMCR	Compare buffer mode control register
35н	(R/W)	DTCR	Dead-time timer control register
36н	(W)	DTSR	Dead-time setting register
37н	(R/W)	OCTBR	Output control buffer register
38н	(W)	OCPBR0H	Output compare buffer register 0 (H)
39н	(W)	OCPBR0L	Output compare buffer register 0 (L)
ЗАн	(W)	OCPBR1H	Output compare buffer register 1 (H)
ЗВн	(W)	OCPBR1L	Output compare buffer register 1 (L)
3Сн	(W)	OCPBR2H	Output compare buffer register 2 (H)
3Dн	(W)	OCPBR2L	Output compare buffer register 2 (L)
3Ен	(W)	OCPBR3H	Output compare buffer register 3 (H)
3Fн	(W)	OCPBR3L	Output compare buffer register 3 (L)
40н to7Bн			Vacancy
7Сн	(W)	ILR1	Interrupt level setting register 1
7Dн	(W)	ILR2	Interrupt level setting register 2
7Ен	(W)	ILR3	Interrupt level setting register 3
7Fн			Vacancy

Note: Do not use vacancies.

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Paramotor	Symbol	Va	lue	Unit	Pomorko	
Farameter	Symbol	Min.	Max.	Unit	Remarks	
	Vcc	Vss-0.3	Vss + 7.0	V		
Power supply voltage	AVcc	Vss-0.3	Vss + 7.0	V	Must not exceed Vcc*.	
	AVR	Vss-0.3	Vss + 7.0	V	AVR must not exceed AVcc + 0.3 V.	
Input voltage	Vi	Vss-0.3	Vcc + 0.3	V		
Output voltage	Vo	Vss-0.3	Vss + 0.3	V		
"L" level maximum output current	Iol		20	mA		
"L" level average output current	IOLAV1		4	mA	P00 to P07, P21 to P27, P30 to P32, P36, P37, P50 to P57	
	OLAV2		15	mA	P40 to P47	
"L" level total average output current	∑Iolav1		15	mA	P00 to P07, P21 to P27, P30 to P32, P36, P37, P50 to P57	
	\sum IOLAV2		45	mA	P40 to P47	
"H" level maximum output current	Іон		-20	mA		
"H" level average output current	Іонач		-4	mA		
"H" level total maximum output current	∑Іон		-20	mA		
Power consumption	PD		230	mW		
Operating temperature	TA	-40	+85	°C		
Storage temperature	Tstg	-55	+150	°C		

*1: Use AVcc and Vcc set at the same voltage. AVcc does not exceed Vcc, such as when power is turned on.

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Falameter	Symbol	Min.	Max.	Unit	
Power supply voltage	Vcc AVcc	4.5	5.5	V	
	AVR	0.0	AVcc	V	
Operating temperature	TA	-40	+85	°C	

Figure 1 Operating Voltage vs. Clock Operating Frequency

3. DC Characteristics

_	Svm-	Bin			Value			
Parameter	bol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	Vін	P00 to P07	—	0.7 Vcc		Vcc + 0.3	V	
"H" level input voltage	ViHs	RST, P30 to P32, P36, P37, P40 to P47 P60, P64	_	0.8 Vcc		Vcc + 0.3	V	
	VIL	P00 to P07		V _{ss} – 0.3		0.3 Vcc	V	
"L" level input voltage	VILS	RST, P30 to P32, P36, P37, P40 to P47 P60, P64	_	V _{ss} - 0.3		0.2 Vcc	V	
"H" level output voltage	Vон	P00 to P07, P21 to P27, P30 to P32, P36, P37, P40 to P47	Іон=−2.0 mA	2.4	_	_	V	
"L" level output voltage	Vol1	P00 to P07, P21 to P27, P30 to P32, P36, P37, P50 to P57	lo∟= 1.8 mA	_	_	0.4	V	
	Vol2	P40 to P47	lo∟= 15 mA	—	—	1.5	V	L
Input leakage current	lu1	P00 to P07, P21 to P27, P30 to P32, P36, P37, P40 to P47, P50 to P57, P60, P64	0.45 V < Vı < Vcc	_	_	±5	μΑ	
Pull-up resistance	Rpull	RST	VI = 0.0 V	25	50	100	kΩ	

			Normal operation (external clock) Fc = 4.2 MHz	_	5	15	mA	
		Vec	Normal operation (external clock) Fc = 8 MHz	_	7	18	mA	
Power supply current	loop	- Vcc	Sleep mode (external clock) Fc = 4.2 MHz	_	1	8	mA	
Iccs			Sleep mode (external clock) Fc = 8 MHz	_	2	10	mA	
	Іссн		Stop mode T _A = 25 °C			10	μA	
	IA	AVcc	Fc = 8 MHz, when A/D conversion is activated	_	6	_	mA	
Input capacitance	CIN	Other than AVcc, AVss, Vcc, Vss	f = 1 MHz		10		pF	

Note: Connect the MOD0 and MOD1 pins directly to $\mathsf{V}_{\mathsf{SS}}.$

4. AC Characteristics

(1) Reset Timing

 $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Parameter Symbol		Condition	Valu	le	Unit	Romarks
Falameter	Symbol	Condition	Min.	Max.	Onit	Neillarks
RST "L" pulse width	t zlzh	_	16 txcy∟*	_	ns	

* : t_{XCYL} is the oscillation cycle (1/Fc) to input to the X0 pin.

(2) Power-on Reset

 $(V_{CC} = +5.0 V \pm 10\%, AV_{SS} = V_{SS} = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Paramotor	Symbol	Condition	Va	Value		Remarks	
Farameter	Symbol	Condition	Min.		Unit		
Power supply rising time	tR		—	50	ms		
Power supply cut-off time	t off		1		ms	Due to repeated operations	

Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.

(3) Clock Timing

				(.	AVss = Vss =	0.0 V, T₄	$x = -40^{\circ}C \text{ to } +85^{\circ}C)$
Paramotor	Symbol	Din	Condition	Va	lue	Unit	Remarks
Faidilletei	Symbol	ГШ	Condition	Min.	Max.	Unit	
Clock frequency	Fc	X0 X1		1	8	MHz	
Clock cycle time	t XCYL	Λ0, Λ1		125	1000	ns	
Input clock pulse width	Рwн Pw∟	XO	_	35		ns	External clock
Input clock rising/falling time	tcr tcf				10	ns	External clock

(4) Instruction Cycle

Parameter	Symbol		Value		Unit	Pomarks
Farameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Instruction cycle (minimum execution time)	tinst	0.50	_	4	μs	

(5) UART

Parameter Symbol		Pin Condition		Value		Unit	Romarks
Falanietei	Symbol		Condition	Min.	Max.	Onit	Itellial KS
Serial clock cycle time	tscyc	SCK		2 tinst*	—	μs	
$SCK \downarrow \to SO \text{ time}$	t slov	SCK, SO	Internal shift	-200	200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн	SI, SCK	clock mode	1/2 tinst	—	μs	
$SCK \uparrow \to valid \ SI \ hold \ time$	tsнıx	SCK, SI		1/2 tinst	—	μs	
Serial clock "H" pulse width	t shsl	SCK		1 tinst	—	μs	
Serial clock "L" pulse width	t slsh	50K		1 tinst	—	μs	
$SCK \downarrow \to SO \text{ time}$	t slov	SCK, SO	External shift clock mode	0	200	ns	
Valid SI \rightarrow SCK \uparrow	t ivsh	SI, SCK		1/2 tinst	—	μs	
$SCK \uparrow \to valid \ SI \ hold \ time$	tsнıx	SCK, SI		1/2 tinst	—	μs	

(Vcc = +5.0 V±10%, AVss = Vss= 0.0 V, T_{A} = -40°C to +85°C)

* : For information on tinst, see "(4) Instruction Cycle."

(6) Peripheral Input Timing

		(Vcc=	+5.0 V±10%, A	AVss = Vss	s = 0.0 V,	$T_A = -4$	0°C to +85°C)
Parameter	Symbol	ymbol Pin (Value		Unit	Pomarka
i arameter	Symbol	• •••	Condition	Min.	Max.	Onic	Remarks
Peripheral input "H" pulse width 1	tiliH1	TRGI, DTTI,		2 tinst*	—	μs	
Peripheral input "L" pulse width 1	tiHi∟1	INT0		2 tinst*	—	μs	

* : For information on tinst, see "(4) Instruction Cycle."

5. A/D Converter Electrical Characteristics

		(AV	cc = Vcc = 5.0	V±10%, AVss =	$V_{SS} = 0.0 V, T_{A}$	= -40°C to +85	° C , Fc :	= 4.2 MHz
Parameter	Sym-	Din	Condi-		Value		Uni	Remar
Farameter	bol	FIII	tion	Min.	Тур.	Max.	t	ks
Resolution		—		—	—	10	bit	
Linearity error		_	-			±2.0	LSB	
Differential linearity error			-			±1.5	LSB	
Total error		_	-			±3.0	LSB	
Zero transition voltage	Vот	AN0 to AN7		AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	
Full-scale transition voltage	Vfst	AN0 to AN7	_	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	mV	
Interchannel disparity		—	-	_	—	4	LSB	
A/D mode conversion time	_				33 tinst*		μs	
Analog port input current	Iain	AN0 to AN7			_	10	μA	
Analog input voltage	_	AN0 to AN7		0	_	AVR	V	
Reference voltage		AVR	-	0	—	AVcc	V	
Reference voltage supply current	Ir	AVR	AVR = 5.0 V		200		μA	

* : For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

(1) A/D Converter Glossary

 Resolution Analog changes that are identifiable with the A/D converter

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

- Linearity error (unit: LSB)
 The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1111" ↔ "11 1111 1110") from actual conversion characteristics
- Differential linearity error (unit: LSB) The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)

The difference between theoretical and actual conversion values

(2) Precautions

• Input impedance of the analog input pins

The A/D converter used for the MB89863 contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for 15 instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k Ω).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μ F for the analog input pin.

• Error

The smaller the | AVR - AVss |, the greater the error would become relatively.

■ EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage (except Port 4)

(2) "L" Level Output Voltage (port 4)

(3) "H" Level Output Voltage

(4) Power Supply Current (External Clock)

(Continued)

(6) Pull-up Resistance

■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1	Instruction	Symbols
1 4 6 1 6		

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic:	Assembler notation of an instruction
~:	Number of instructions
#:	Number of bytes
Operation:	Operation of an instruction
TL, TH, AH:	A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
	 "-" indicates no change. dH is the 8 upper bits of operation description data. AL and AH must become the contents of AL and AH immediately before the instruction is executed. 00 becomes 00.
N, Z, V, C:	An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code:	Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
	Example: 48 to $4F \leftarrow$ This indicates 48, 49, 4F.

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	 		 		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	ı — '	- '	-		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	ı — '	- '	-		61
MOV @EP,A	3	1	((EP)) ← (A)	ı — '	- '	-		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	ı — '	- '	-		48 to 4F
MOV A,#d8	2	2	$(A) \leftarrow d8$	AL	- '	-	+ +	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	- '	-	+ +	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	- '	-	+ +	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	- '	-	+ +	60
MOV A,@A	3	1	$(A) \leftarrow (\ (A) \)$	AL	- '	-	+ +	92
MOV A,@EP	3	1	$(A) \leftarrow (\ (EP)\)$	AL	- '	-	+ +	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	- '	-	+ +	08 to 0F
MOV dir,#d8	4	3	$(dir) \leftarrow d8$	ı — '	- '	-		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	ı — '	- '	-		86
MOV @EP,#d8	4	2	((EP)) ← d8	ı — '	- '	-		87
MOV Ri,#d8	4	2	$(Ri) \leftarrow d8$	ı — '	- '	-		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	ı — '	- '	-		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	ı — '	- '	-		D6
			$((IX) + off + 1) \leftarrow (AL)$		'			
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	ı — '	- '	-		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	ı — '	- '	-		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	ı — '	- '	-		E3
MOVW A,#d16	3	3	(A) ← d16	AL	AH	dH	+ +	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	+ +	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	+ +	C6
			$(AL) \leftarrow ((IX) + off + 1)$		'			
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	+ +	C4
MOVW A,@A	4	1	$(AH) \leftarrow (\ (A)\),\ (AL) \leftarrow (\ (A)\)+1)$	AL	AH	dH	+ +	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	+ +	C7
MOVW A,EP	2	1	$(A) \leftarrow (EP)$, <u> </u>	- '	dH		F3
MOVW EP,#d16	3	3	$(EP) \leftarrow d16$, <u> </u>	- '	-		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$, — '	- '	-		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$,	- '	dH		F2
MOVW SP,A	2	1	$(SP) \leftarrow (A)$, <u> </u>	- '	_		E1
MOVW A,SP	2	1	$(A) \leftarrow (SP)$, <u> </u>	- '	dH		F1
MOV @A,T	3	1	$((A)) \leftarrow (T)$, <u> </u>	- '	-		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), (A) + 1) \leftarrow (TL)$, <u> </u>	- '	-		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$, <u> </u>	- '	-		E6
MOVW A,PS	2	1	$(A) \leftarrow (PS)$,	- '	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$, <u> </u>	- '	-	++++	71
MOVW SP,#d16	3	3	$(SP) \leftarrow d16$,	- '	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$, <u> </u>	- '	AL		10
SETB dir: b	4	2	(dir): b \leftarrow 1	,	- '	-		A8 to AF
CLRB dir: b	4	2	(dir): b $\leftarrow 0$	· - '	- '	-		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	<u> </u>	_		42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$, <u> </u>	- '	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$, <u> </u>	- '	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$, <u> </u>	- '	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	ı — '	- '	dH		F0

Table 2 Transfer Instructions (48 instructions)

Notes: \bullet During byte transfer to A, T \leftarrow A is restricted to low bytes.

 Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

Mnemonic	~	#	Operation	TL	тн	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	—	_	-	+ + + +	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	—	_	-	+ + + +	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	-	+ + + +	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	—	—	-	+ + + +	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	—	—	dH	+ + + +	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	—	—	-	+ + + +	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	—	—	-	+ + + +	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	—	—	-	+ + + +	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	—	-	-	+ + + +	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	-	-	-	+ + + +	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	—	-	-	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	—	-	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (IL) - (AL) - C$	—	-	-	++++	32
	4	1	$(RI) \leftarrow (RI) + 1$	—	-	-	+++-	C8 to CF
INCW EP	3	1	$(EP) \leftarrow (EP) + 1$	—	-	-		C3
	3	1	$(IX) \leftarrow (IX) + 1$	—	-	-		C2
	3	1	$(A) \leftarrow (A) + 1$	—	_	ан	++	
	4	1	$(RI) \leftarrow (RI) - 1$	—	_	-	+++-	D8 to DF
	3	1	$(EP) \leftarrow (EP) - 1$	_	_	-		D3
	3	1	$(IX) \leftarrow (IX) - 1$	_	_	— പ		D2
	3	1	$(A) \leftarrow (A) - 1$	_	_	un du	++	D0
	19	1	$(A) \leftarrow (AL) \times (TL)$					11
	21	1	$(A) \leftarrow (I) / (AL), \text{NOD} \rightarrow (I)$	uL	00	00 44	 P _	11
	3	1	$(A) \leftarrow (A) \land (T)$		_	dH	++K-	73
	3	1	$(\Lambda) \leftarrow (\Lambda) \lor (\Pi)$ $(\Lambda) \leftarrow (\Lambda) \lor (\Pi)$			dH	++R-	73
	2	1	$(\Lambda) \leftarrow (\Lambda) \lor (\Pi)$ $(\Pi) = (\Delta \Pi)$				++	12
	3	1	(T) = (A)	_	_	_	++++	13
RORCA	2	1	(1) (λ)	_	_	_	++-+	03
Nono //	2	•						00
ROLC A	2	1	$-C \leftarrow A \leftarrow$	-	-	-	+ + - +	02
CMP A,#d8	2	2	(A) – d8	_	_	_	+ + + +	14
CMP A,dir	3	2	(A) – (dir)	—	_	-	+ + + +	15
CMP A,@EP	3	1	(A) – ((EP))	_	_	-	+ + + +	17
CMP A,@IX +off	4	2	(A) – ((IX) +off)	—	—	-	+ + + +	16
CMP A,Ri	3	1	(A) – (Ri)	—	-	-	+ + + +	18 to 1F
DAA	2	1	Decimal adjust for addition	—	—	-	+ + + +	84
DAS	2	1	Decimal adjust for subtraction	—	—	-	+ + + +	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (IL)$	—	—	-	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	—	—	-	+ + R –	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	—	-	-	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	-	—	-	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + Off)$	-	-	-	++R-	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \lor (KI)$	-	-	-	+ + R –	58 to 5F
	2	1	$(A) \leftarrow (AL) \land (IL)$	-	-	-	++R-	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land OS$	-	-	-	++R-	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (air)$	-		-	++R-	65

 Table 3
 Arithmetic Operation Instructions (62 instructions)

	Mnemo	nic 🗠	ĩ ×	# ≥ ⊔			n <mark>> ×</mark>	<u>> Ш</u>	TL	₽́H	₽₽	Ŋ₽	۷C	OP eo	de g	5
₩AN AN	DŠA,∜@EP DEA,@IX	, ∧ ₩	A A A A A A	1 A 9 2 W	(Å) ↔ ∰A É (Å) ↔ ₩AL), , ,	ACHV ACHV	XCHV A.	I I BNC	_	BC -	BP + + + +	R-VA-	BNZ	67 6 6	
AN QF OF	DA√Ri A∂ A⊈,#d8	MOVW SP,A	WOYOU A.XI	1 MA 1 MA 2 M	(A) ↔ (A) (A) ↔ (A) (A) ↔ (A)		MOVW IX,#d16	MOVW EP,#d1		l μ	CALLV	CALLV + + #‡ + + #‡		CALLV9	6E # 72] 78	2
	A,dir As,@EP A2,@IX+ A2,@IX+	D段W SP	<u>୨</u> ଏକ୍ଟିଭୁମିହ XI	2 1 \> 1 2 \> 1 2 \] 2 \] 1 \]	(A) ↔ (A) (A) ↔ (A) (A) ↔ (A) (A) ↔ (A)) ∀(dir))∀≹(ĒP)))∀Ğ(IX)+()∀Bri)	×100 A(b+ A(b+	MOVW @EP,A	– – DEC –	- Ro	DEC	DEC + + #2+ + + #2+		PR CC	75 77 6 763 769	2
CN GN CN	P di≰,#d8 P≷@EP,# P≧@IX +e		5 A407	3 0 2 MON 3 NO) - d8: 5 P) ≯-⊄d8 () +≥off) - o	MOVW A,®IX +d	MOVW A,@EP	- - - 0	I RP	NC _ R1	HC + + + + + +	= ± + + - + + - − + + - + + - + + - + + - + + - - + + - - - - - - - - - - - - -	INC R4 R4	95 97 9 5	2
	₽ Rij#d8 CW SP CW SP CW SP	BBC dir: 1,rel	BBC C 4 dir:2,rel	2 1 1 BBC 1 1 1 1 1 1 1 1	(Ri) (SP) ← (S) (SP) ← (S) (SP) ← (S)	- d8 BBC + (P diī:5;rei diī:5	BBC dir: 6,rel	BBC dir: 7,rel	– – – 8BS	dir: 0,rel	BBS dir: 1 ₁ rel ₁	BBS diit: 2!rett	BBS + dir: 3,rel	BBS 6 dir: 4,ret	9F C1 D	5.00
	B ir: 0	B ir: 1	ir: 2	Ta	ele 4 Br	anch ¶nstr m ≟	uctions (17 irhst m ⊨	ructio	p∰s)	ir: 1	3 ir: 2	ir: 3	u ir:4	ي ب	2
•	₩ 1 Memoi	nieg	집	# T		Opperation	n 년	CLR	TL IJ	TH	₩ AH	<u>≣</u> NZ	v.,c	Offer Co	dey	2
BZ BSN BC	/BEQ rel Z册NE re /朗O rel	SETC	\@\\$\ A.@A	2 2 2 2 V	$\begin{array}{c} t Z = 1 \text{ the} \\ t Z = 0 \text{ the} \\ t C = 4 \text{ the} \\ t C = 4 \text{ the} \end{array}$	en PC%3— P en PaC [*] 3— P en PaC [*] 3— P	C+xe Cour Cour Cour rel	CMP @EP,#d	8 CMP	Ro ₁ #d8	CMP R1 ₁ #d8	CMP R2¦#d8	chnh R3,#d8	CMP R4,#d8		2
BN BB BB BL	C/BHS re rel r倍 T ^C rel	CLRC	v ∿∿0‰ ∂A,T	N N N N M/OM	<u>IFC = 0 th</u> If N = 1 the If N = Q€the If V ∀ R =	en PC — P en PC — P en PC → P 1 then PC	C + rel C + @e# CO+ rel CO+ rel ← PC + re	MOV @EP,#d	8 MOV	R0,#d8	MOV R1,#d8	MOV R2,#d8 	Mdv R3,#d8	MOV R4,#d8		
BG BBB BB	Evren C≻diat b,re S≊dir: b,re	MOVW PS,A	3 5ଥି ଇ	2	ff V ∀ N=9 If (dir: b) If (dir: b)=) then ₽C 0 ther≮PC 1 then PC	– PC + re – PC + r – PC + r – רע די	A,®EP	0 0R	I A.Ro	OR Å,R1	OR Å,R ¹ 2 + +	φr A.R3	B040 B040 B0 ⁴ K1	FE B7 ≰ BO	
	P@#A P_exe LOV #vct LE ext	MOV ext,A	A WDW N		(PC) ← (æ (PC) ← e Vectorzca Subroutine		AND A,@IX +d	AND A,@EP	AND I	I ARO	AND I I A _I R1 _I	AND A R2 1	Ahb A,R3	AMD 8Å,R4	E0 21 E₽ 31	
XC RE RE	HWA,PC T⊈ T₽	POPW XI	3 ≮ 44Q&	1 MU 1 MU 1 MU 1 MU 1 MU 1 MU 1 MU 1 MU	(PC) ← (¥ Returnerte Returnerte),(A) 등 (P m soubfoun m ioterrupt	C) + X1 P tinge & O X	XOR A,@EP	I I I XOR	I A,Ro	XOR - A,∰ H	XOR A,R2 B A,R2	– –– ₩0₽ ∀_₩	XOR A,R4	F4 å 202r ⊄ 302r	
4	SH A	SH IX	⊢ ≻⊤	'≥t	able 5 C	ther lestr	uctions (9	iņstru	uction	R S J	۷ R1,A	V R2,A	V R3,A	V R4,A	V Pr A	
	În≩emo	nksi≥	ХQ Х	#×	/	Operatio	n≥®₽	M B B	TL≧	ΤН	Ž AH	≥NZ	vãc	O₽ co	aes	
PL PC PL	SHWA P∰VA SHHWIX	CALL addr16	କ୍ଷିଥିନ୍ଧ ବ୍ୟ		W A SUBC	SUBC A,dii	SUBC A,@IX +d	SUBC A,@EP	I I I SUBC	I A,RC	SUBC ⊢ ₽A,R1	SUBC A,R2 A,R2	þuþd A.R3	SUBC A,R4	40) 5∰9 4¶9	
PC NC CL	PW IX PL R世	JMP addr16	4 JAAA		ADDC ADDC A#d8	ADDC A,dir	ADDC A,@IX +d	ADDC A,@EP	ADDC	I A,RP	ADDC I A.R1	ADDC Å,RP	Abdc A.R3	ADDC A,R4	51 064 84	
CL SE	LC ZAMAS	DIVU A	A -	1 MdWD	CMP A #d8	CMP A,dir	CMP A,@IX -d	CMP A,@EP		,A,RO	CMP I A,R1I	CMP A,R2	cNP A,R3	CMP A,R4	91 80 9 9 9 9 9 0 1 0 80 80 80 80 80 80 80 80 80 80 80 80 8	
0	NOP	MULU	ROLC	RORC	MOV A.#d8	MOV A,dir	MOV A,@IX +d	MOV A,@EP	MOV	A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV	
L L	0	+	7	ю	4	ъ.	9	7	8		ი	A	В	ပ	۵	

■ INSTRUCTION MAP

ORDERING INFORMATION

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554 Tel: 336-1600 Fax: 336-1609 All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipment which require extremely high reliability such as aerospace equipment, undersea repeaters, nuclear control systems or medical equipment for life support.