8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89940 Series

MB89943/P945/PV940

■ OUTLINE


The MB89940 series is specially designed for automotive instrumentation applications. It features a combination of two PWM pulse generators and four high-drive-current outputs for controlling a stepping motor. It also contains two analog inputs, two PWM pulse generators and 10-digit LCD controller/driver for various sensor/indicator devices. The MB89940 series is manufactured with high performance CMOS technologies and packaged in a 48-pin QFP.

■ FEATURES

- 8-bit core CPU; 4 MHz system clock (8 MHz external, 500 ns instruction cycle)
- · 21-bit watchdog timer
- Clock generator/controller
- 16-bit interval timer
- Two PWM pulse generators with four high-drive-current outputs
- Two-channel 8-bit A/D converter
- · Three external interrupt
- · Low supply voltage reset
- External voltage monitor interrupt
- Two more PWM pulse generators for controlling indicator devices
- 4-common 17-segment LCD driver/controller
- Package; 48-pin plastic QFP, 48-pin ceramic MQFP

(Continued)

■ PACKAGE



(Continued)

- 5.0 V single power supply (VPP required for MB89P945)
- 0.8 μm CMOS technology (MB89PV940 and MB89P945)
- 0.5 µm CMOS technology (MB89943)
- On-chip voltage regulator for internal 3.0 V power supply (MB89943)

■ PRODUCT LINEUP

Part number	MB89943	MB89P945	MB89PV940				
Item							
Classification	Mass-produced products (mask ROM products)	One-time PROM	Piggyback				
ROM size	8 K \times 8 bits (internal mask ROM)	16 K × 8 bits (internal PROM)	32 K × 8 bits (external on piggyback)				
RAM size	512×	8 bits	1 K × 8 bits				
CPU functions	The number of instruction cycle: Interrupt response time Multiply instruction time: Divide instruction time: Direct addressing mem	0.5 μs*1@8 MHz e: 4.0 μs*1@8 MHz e: 19 instruction cycles	er:				
Ports	Output: Input/Output:	5-bit N-ch open-drain Two 8-bit CMOS schmitt	I/Os and 8-bit CMOS I/Os				
Timebase timer	Interrupt in	21 bits terval: 1 ms, 4.1 ms, 32.8 ms c	or 524.3 ms				
8-bit/16-bit timer		Can be used as two 8-bit timers or one 16-bit timer Operation clock: 1 μs, 16 μs, 256 μs or external *1					
Watchdog Reset	Reset	interval: Approx. 524 ms to 10)49 ms				
Stepping motor controller	Two 8-bit PWM pulse generators Synchronized 4-channel high current output Operation clock: 250 ns, 500 ns, 1 μs or 4 μs*1						
8-bit PWM timers		Two 8-bit PWM timers					
External interrupt	3 channels, se	elective positive edge or negative	ve edge trigger				
A/D converter	8-bit resolution, two-channel input Conversion time: 44 instruction cycles for A/D conversion, 12 instruction cycles for sense mode operation						
LCD controller	4-common and 17-segment outputs Number of outputs programmable						
Low supply voltage reset	Autonomous reset when low supply voltage Reset voltage: 3.3 V, 3.6 V, 4.0 V						
External voltage monitor interrupt	Interrupts when voltage at external pin is lower than the reference voltage						
Standby modes	Stop mode and sleep mode						
Operating voltage*2		3.5 V to 5.5 V					
			(Continued				

(Continued)

Part number Item	MB89943	MB89P945	MB89PV940
Process		CMOS	
External EPROM			MBM27C256A-20TVM

^{*1:} Execution times and clock cycle times are dependent on the use of MCU.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89943 MB89P945	MB89PV940
FPT-48P-M16	0	×
MQP-48C-P01	×	0

○ : Available × : Not available

Note: For more information about each package, see section "■ Package Dimensions."

^{*2:} Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") In the case of the MB89PV940, the voltage varies with the vestrictions of the EPROM for use.

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Prior to evaluating/developing the software for the MB89940 series, please check the differences between the product types.

- RAM/ROM configurations are dependent on the product type.
- If the bottom address of the stack is set to the upper limit of the RAM address, it should be relocated when changing the product type.

2. Power Dissipation

- For the piggyback product, add the power dissipation of the EEPROM on the piggyback.
- The power dissipation differs between the product types.

3. Technology

The mask ROM product is fabricated with a 0.5 μ m CMOS technology whereas the other products with 0.8 μ m CMOS technology.

Also the mask ROM product contains the on-chip voltage regulator for the internal 3.0 power supply. For details, refer to *MB89940 Series Hardware Manual*.


4. Mask Option


Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "

Mask Options."

- No options are available for the piggyback product.
- The power-on reset and reset output options are always activated with the mask ROM product.
- Pull-up option must not be specified with the pins used as LCD outputs.

■ PIN ASSIGNMENT





• Pin assignment on package top (MB89PV940 only)

Pin no.	Pin name						
49	A15	57	N.C.	65	04	73	OE
50	A12	58	A2	66	O5	74	N.C.
51	A7	59	A1	67	O6	75	A11
52	A6	60	A0	68	07	76	A9
53	A5	61	O1	69	O8	77	A8
54	A4	62	O2	70	CE	78	A13
55	A3	63	O3	71	A10	79	A14
56	N.C.	64	Vss	72	N.C.	80	Vcc

N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

Pin	no.		Circuit	
QFP*1	MQFP*2	Pin name	type	Function
5	5	X0	А	These pins are used for crystal oscillation. X0 and X1 can be directly connected to a crystal oscillator.
6	6	X1		When the oscillation clock is provided to X0 externally, X1 should be left open.
48	48	MODE	В	The mode input is used for entering the MPU into the test mode. In user applications, MODE is connected to Vss.
2	2	RST	С	Applying a reset pulse to this pin forces the MPU to enter the initial state. RST is active low and drives low state when an internal reset occurs. Reset pulses of the duration less than the minimum pulse width may cause the MCU to enter undefined states.
34 to 27	34 to 27	P00/SEG00 to P07/SEG07	Н	These pins have two functions. Their functions can be switched between Port 0 and LCD segment signal outputs by setting the internal registers of the LCD controller.
26 to 20, 18	26 to 20, 18	P10/SEG08 to P17/SEG15	J	These pins have two functions. Their functions can be switched between Port 1 and LCD segment signal outputs by setting the internal registers of the LCD controller.
17	17	P20/SEG15	I	This pin can be used as the bit 0 of Port 2 or an LCD segment signal output by setting the internal register of the LCD controller.
16	16	P21/V0	F	This pin is the bit 1 of Port 2. This pin can also be used for an external LCD bias voltage input.
15	15	P22/EC/V1	F	This pin can be used as the bit 2 of Port 2 or the external clock input for the interval timer. This pin can also be used for an external LCD bias voltage input.
14	14	P23/TO/V2	F	This pin can be used as the bit 3 of Port 2 or the output for the interval timer. Its function can be switched by setting the internal register of the interval timer. This pin can also be used for an external LCD bias voltage input.
13	13	P24/V3	F	This pin can be used as the bit 4 of Port 2 or an external LCD bias voltage input.
12, 11, 10	12, 11, 10	P25/INT0 to P27/INT2	Е	These pins are used for Port 2. They can also be used for external interrupt inputs.
35	35	P30/FUELO	D	This pin can be used for the bit 0 of Port 3 or the output from PWM3. The function of this pin can be switched by setting the internal register of PWM3.

*1: FPT-48P-M16

*2: MQP-48C-P01

(Continued)

Pin	no.	D'	Circuit	F 4
QFP*1	MQFP*2	Pin name	type	Function
37	37	P31/TEMPO	G	This pin can be used for the bit 1 of Port 3 or the output from PWM4. The function of this pin can be switched by setting the internal register of PWM4. This output has a high drive-current capability.
38, 39	38, 39	P32/PWM1P, P33/PWM1M	G	These pins are the pair of high-current driver outputs for one of two motor coils. They can be also used for the bits 2 and 3 of Port 3 by setting the internal register of the stepper motor controller.
40, 41	40, 41	P34/PWM2P, P35/PWM2M	G	These pins are the pair of high-current driver outputs for one of two motor coils. They can be also used for the bits 4 and 5 of Port 3 by setting the internal register of the stepper motor controller.
44	44	P36/TEMPI	M	This analog input is connected to channel 1 of the A/D converter. It can also be used for the bit 6 of Port 3 when this A/D input enable register bit is set to '0'.
45	45	P37/FUELI	M	This analog input is connected to channel 0 of the A/D converter. It can also be used for the bit 7 of Port 3 when this A/D input enable register bit is set to '0'.
46	46	P40/PW	L	This pin has two functions. When this pin is used as an open-drain output of Port 4, the external voltage monitor reset should be in the power down mode. When it is used as the PW input of external voltage monitor reset, the corresponding bit of the port data register should be set to '1'.
3, 4 8, 9	3, 4 8, 9	P41/COM0 to P44/COM3	К	These pins are the LCD common signal outputs. When LCD is not used, these pins can be also used for Port 4.
47	47	VINT	_	An external capacitor should be connected to this pin for stabilizing the internal 3.0 V power supply. For MB89PV940 and MB89P945, this pin should be left open.
7	7	Vcc	_	Vcc
19	19	Vss	_	Vss
1	1	AVcc	_	The power supply pin for the analog circuit The same voltage should be applied as Vcc.
43	43	AVss	_	The power supply pin for the analog circuit The same voltage should be applied as Vss.
36	36	DVcc		The dedicated power supply pin for the high-current driver output The same voltage should be applied as Vcc.
42	42	DVss		The dedicated power supply pin for the high-current driver output The same voltage should be applied as Vss.


*1: FPT-48P-M16

*2: MQP-48C-P01


• External EPROM pins (MB89PV940 only)

Pin no.	Pin name	I/O	Function
49 50 51 52 53 54 55 58 59 60	A15 A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
61 62 63 65 66 67 68 69	O1 O2 O3 O4 O5 O6 O7 O8	I	Data input pins
70	CE	0	ROM chip enable pin Outputs "H" during standby.
71	A10	0	Address output pin
73	OE	0	ROM output enable pin Outputs "L" at all times.
75 76 77 78 79	A11 A9 A8 A13 A14	0	Address output pin
80	Vcc	0	EPROM power supply pin
64	Vss	0	Power supply (GND) pin
56 57 72 74	N.C.		Internally connected pins Be sure to leave them open.

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
F	P-ch P-ch N-ch	CMOS I/O (Schmitt trigger) External bias input Pull-up resistor optional
G	P-ch N-ch	CMOS I/O (High output current)
Н	P-ch P-ch N-ch N-ch N-ch	CMOS I/O LCD controller/driver output
I	P-ch P-ch N-ch N-ch N-ch	CMOS I/O LCD controller/driver output Pull-up resistor optional Hysteresis input (Continued)



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between V_{CC} and V_{SS}.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

The VINT pin of MB89PV940 and MB89P945 is the only exception.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations


Although $V_{\rm CC}$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that $V_{\rm CC}$ ripple fluctuations (P-P value) will be less than 10% of the standard $V_{\rm CC}$ value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

■ PROGRAMMING TO THE EPROM ON THE MB89P945

1. Programming MB89P945

Using the EPROM adapter (provided by Fujitsu) and a standard EPROM programmer, user-defined data can be written into the OTPROM and option PROM. The EPROM programmer should be set to MB27C256A-20TVM and electro-signature mode should not be used. When programming the data, the internal addresses are mapped as follows.

2. Memory Space




3. EPROM Programmer Socket Adapter

Please contact Fujitsu for socket adapters for the MB89P945 and the EPROM on the MB89PV940.

4. Screening MB89P945

It is recommended that high-temperature aging is performed on the MB89P945 prior to the assembly.



5. Setting OTPROM Options

For MB89P945, mask options are described in the internal option PROM area. The table below shows the bit map of the option PROM. The option data can be written by a standard EPROM programmer.

• OTPROM option bit map

PROM Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3FF0н	Unused	Unused	Unused	Reserved	Reset output 1: Active 0: Inactive	Power-on reset 1: Active 0: Inactive	Oscillation s time 11: 2 ¹⁸ Tosc 01: 2 ¹⁴ Tosc	
3FF1н	P17 Pull-up 1: Inactive 0: Active	P16 Pull-up 1: Inactive 0: Active	P15 Pull-up 1: Inactive 0: Active	P14 Pull-up 1: Inactive 0: Active	P13 Pull-up 1: Inactive 0: Active	P12 Pull-up 1: Inactive 0: Active	Unused	Unused
3FF2н	P27 Pull-up 1: Inactive 0: Active	P26 Pull-up 1: Inactive 0: Active	P25 Pull-up 1: Inactive 0: Active	P24 Pull-up 1: Inactive 0: Active	P23 Pull-up 1: Inactive 0: Active	P22 Pull-up 1: Inactive 0: Active	P21 Pull-up 1: Inactive 0: Active	P20 Pull-up 1: Inactive 0: Active
3FF3н	Unused	Unused	Unused	Low volt. PDX bit	Low volt. S1 bit	Low volt. S0 bit	Low volt. LVE bit	Low volt. 1: Register active 0: Option active
3FF4н	Unused	Unused	Unused	Unused	Unused	Unused	Unused	Unused
3FF5н	Unused	Unused	Unused	Unused	Unused	Unused	Unused	Unused
3FF6н	Unused	Unused	Unused	Unused	Unused	Unused	Unused	Unused

Notes: Default values are all '1'.

Tosc: One oscillation clock cycle time

When the bit 0 of "3FF3_H" is "0", it activates the option setting for the Low Voltage Reset Control register. When this option is activated, software setting in the register has no effect.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use


MBM27C256A-20TVM

2. Programming Socket Adapter

Please consult Fujitsu.

3. Memory Space

The memory space of the piggyback EPROM is mapped onto the internal memory space as shown in the figure below.




For EPROM devices suitable for MB89PV940, please consult Fujitsu.

4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A-20TVM.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The MB89940 Series has a memory space of 64 Kbytes. All peripheral registers, RAM and ROM areas are mapped onto the 0000H to FFFFH range. The peripheral registers address below 007FH and the RAM addresses the range 0080H to 027FH (0080H to 047FH for MB89PV940). A part of this RAM area is also assigned as the general-purpose registers. The ROM addresses above E000H. The One-Time PROM addresses the range above C000H. The external ROM for the piggy sample addresses the range above 8000H. The reset vector, interrupt vectors and vectors for vector-call instructions are stored in the highest addresses of the memory space.



2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit register for indicating a stack area


Program status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	l	
1	0	2	
1	1	3	Low

N-flag: Set to '1' if the MSB becomes '1' as the result of an arithmetic operation. Cleared to '0' otherwise.

Z-flag: Set to '1' when an arithmetic operation results in 0. Cleared to '0' otherwise.

V-flag: Set to '1' if the complement on '2' overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.


C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. Set to '1' to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89943 (RAM 512 × 8 bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size. Up to a total of 32 banks can be used on other than the MB89943.



■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	PDD0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	PDD1	Port 1 data direction register
04н to 06н			Vacancy
07н	(R/W)	SCC	System clock control register
08н	(R/W)	SMC	Standby mode control register
09н	(R/W)	WDTC	Watchdog timer control register
0Ан	(R/W)	TBTC	Timebase timer control register
0Вн	(R/W)	LVRC	Low voltage reset control
0Сн	(R/W)	PDR2	Port 2 data register
0Dн	(W)	PDD2	Port 2 data direction register
0Ен	(R/W)	PDR3	Port 3 data register
0F _H	(W)	PDD3	Port 3 data direction register
10н	(R/W)	PDR4	Port 4 data register
11н	(R/W)	ADE	Port 3 A/D input enable register
12н to 17н			Vacancy
18н	(R/W)	T2CR	Timer 2 control register
19н	(R/W)	T1CR	Timer 1 control register
1Ан	(R/W)	T2DR	Timer 2 data register
1Вн	(R/W)	T1DR	Timer 1 data register
1Сн to 1Fн			Vacancy
20н	(R/W)	ADC1	A/D converter control register 1
21н	(R/W)	ADC2	A/D converter control register 2
22н	(R/W)	ADCD	A/D converter data register
23н	(R/W)	CNTR	PWM control register
24н	(W)	COMP1	PWM1 compare register
25н			Vacancy
26н	(W)	COMP2	PWM2 compare register
27н	(R/W)	SELR1	PWM1 select register
28н	(R/W)	SELR2	PWM2 select register
29н	(R/W)	CNTR3	PWM3 control register
2Ан	(W)	COMP3	PWM3 compare register
2Вн	(R/W)	CNTR4	PWM4 control register

Address	Read/write	Register name	Register description		
2Сн	(W)	COMP4	PWM4 compare register		
2Dн	(R/W)	SELT	Selector test register		
2Ен	(R/W)	PFC	Power fail control register		
2Fн	(R/W)	EIR1	External interrupt control 1 register		
30н	(R/W)	EIR2	External interrupt control 2 register		
31н to 5Fн		Vacancy			
60н to 68н	(R/W)	VRAM	Display data RAM		
69н to 71н			Vacancy		
72н	(R/W)	LCR1	LCD controller/driver register		
73н	(R/W)	LCR2	LCD controller/driver 2 register		
74н to 7Bн			Vacancy		
7Сн	(W)	ILR1	Interrupt level setting register 1		
7Dн	(W)	ILR2	Interrupt level setting register 2		
7 Ен	(W)	ILR3	Interrupt level setting register 3		
7 Fн			Vacancy		

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = 0.0 V)

Damanatan	Cumbal	Va	lue	I Imit	Downsels
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.5	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.5	V	Should not exceed Vcc
	DVcc	Vss - 0.3	Vss + 6.5	V	Should not exceed Vcc
	Vıı	Vss-0.3	Vcc + 0.3	V	Except P31 to P35 and P41 to P44
	V _{I2}	Vss-0.3	DVcc + 0.3	V	P31 to P35
Input voltage	Vıз	Vss-0.3	Vss + 6.5	V	P41 to P44 MB89PV940/945
	V ₁₄	Vss-0.3	Vcc + 0.3	V	P41 to P44 MB89943
	V _{O1}	Vss-0.3	Vcc + 0.3	V	Except P31 to P35 and P41 to P44
	V _{O2}	Vss-0.3	DVcc + 0.3	V	P31 to P35
Output voltage	V _{O3}	Vss-0.3	Vss + 6.5	V	P41 to P44 MB89PV940/945
	V _{O4}	Vss-0.3	Vcc + 0.3	V	P41 to P44 MB89943
"L" level maximum output	Vai	_	20	mA	Except P31 to P35
current	Vol	_	50	mA	P31 to P35
"L" level average output	Volav	_	4	mA	Except P31 to P35
current	VOLAV	_	40	mA	P31 to P35
"L" level total maximum	Voltotalmax	_	100	mA	Except P31 to P35
output current	VOLTOTALMAX	_	200	mA	P31 to P35
"L" level total average	Voltotalav	_	40	mA	Except P31 to P35
output current	VOLITIALAV	_	100	mA	P31 to P35
"H" level maximum output	Vон	_	-20	mA	Except P31 to P35
current	VOH	_	- 50	mA	P31 to P35
"H" level average output	Vohav	_	-4	mA	Except P31 to P35
current	VOHAV	_	-40	mA	P31 to P35
"H" level total maximum	Vohtotalmax	_	-50	mA	Except P31 to P35
output current	VONTOTALMAX	_	-200	mA	P31 to P35
"H" level total average	Vohtotalav	_	-20	mA	Except P31 to P35
output current	VORTOTALAV	_	-100	mA	P31 to P35
Power consumption	P□	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	– 55	+150	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVcc = Vcc = DVcc = 5.0 V, Vss = AVss = DVss = 0.0 V)

Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min.	Тур.	Max.	Oilit	Remarks
Operating supply voltage range	Vcc AVcc DVcc	3.5	_	5.5	V	
RAM data retention supply voltage range	Vcc AVcc DVcc	3.0	_	5.5	V	
Operating temperature range	TA	-40	_	+85	°C	

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

3. DC Characteristics

(AVcc = Vcc = DVcc = 5.0 V, Vss = AVss = DVss = 0.0 V)

Parameter	Cumbal	Pin name	Condition		Value		Unit	Remarks
Parameter	Symbol	Pili liaille	Condition	Min.	Тур.	Max.	Offic	Remarks
"H" level input voltage	ViH	P00 to P07, P10 to P17 P30 to P37, P40 to P47	_	0.7 Vcc	_	Vcc + 0.3	V	
	Vihs	RST, MODE, P20 to P27	_	0.8 Vcc	_	Vcc + 0.3	V	
"L" level input voltage	VIL	P00 to P07, P10 to P17 P30 to P37, P40 to P47	_	Vss - 0.3	_	0.3 Vcc	V	
	VILS	RST, MODE, P20 to P27	_	Vss - 0.3	_	0.2 Vcc	V	
	VD	P40	_	Vss - 0.3	_	Vcc + 0.3	V	
Open-drain output pin application voltage	V _{D2}	P41 to P44	_	Vss - 0.3	_	Vss + 5.5	V	MB89PV940/ 945
	V _{D3}	P41 to P44	_	Vss - 0.3	_	Vcc + 0.3	V	MB89943
"H" level output	Vон	P10 to P17, P20 to P27, P30, P36, P37	Iон = −2.0 mA	4.0	_	_	V	
voltage	V _{OH2}	P31 to P36	$I_{OH} = -30$ $V_{CC} = DV_{CC}$	Vcc - 0.5	_	_	V	
"L" level output	VoL	P10 to P17, P20 to P27, P30, P36, P37, P40 to P44	IoL = 4.0 mA	_	_	0.4	V	
voltage	V _{OL2}	P31 to P36	loL = 30 mA Vss = DVss	_	_	0.5	V	

(Continued)

(AVcc = Vcc = DVcc = 5.0 V, Vss = AVss = DVss = 0.0 V)

Danamatan	Completed	D:	O a maliti a m		Value		11	Damanla
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
Input leakage current	I _{IL1}	MODE, P10 to P17, P20 to P27, P30 to P37, P40 to P44	0.0 V< V _I < V _{CC} , V _{CC} = DV _{CC}	– 5	_	+5	μΑ	Without pull-up option
Pull-up resistance	RPULL	RST, P12 to P17, P20 to P27	_	25	50	100	kΩ	With pull-up option
LCD internal bias voltage resister	RLCD	V0-V1, V1-V2, V2-V3	_	50	100	200	kΩ	
			Fc = 8 MHz, $t_{inst}^* = 0.5 \mu s$	_	12	20	mA	MB89PV940
	Icc		Icc = I(Vcc) + I(DVcc)	_	12	20	mA	MB89943, MB89P945
	Iccs	Vcc	$Fc = 8 \text{ MHz}$ $tinst^* = 0.5 \mu s$ $ticcs = I(Vcc)$ $+ I(DVcc)$ in Sleep mode	_	3	7	mA	
Power supply current	Іссн		In Stop mode TA = 25°C ICCH = I(VCC) + I(DVCC)	_	5	10	μΑ	
	IA	- AVcc	Fc = 8 MHz I _A = I(AVcc) A/D in operation	_	6	8	mA	
Іан		Avec	Fc = 8 MHz I _{AH} = I(AVcc) A/D stopped	_	5	10	μΑ	
Input capacitance	Cin	_	f = 1 MHz	_	10	_	pF	
External capacitor at VINT	CVINT	_	_	_	0.1	_	μF	MB89943 only

^{*:} For information on t_{inst}, see "(4) Instruction Cycle" in "4. AC Characteristics."


4. AC Characteristics

(1) Reset Timing

(AVss = Vss = DVss, $T_A = -40^{\circ}C$ to +85°C)

Parameter	Symbol	Condition	Value		Unit	Remarks
raianietei	Symbol Condition		Min.	Max.	Oilit	
RST "L" pulse width	t zlzh	_	16 t HCYL	-	ns	

theyl: One oscillation clock cycle time



If power-on reset option is not activated, the external reset signal must be kept asserted until the oscillation is stabilized.


(2) Power-on Profile

 $(AVss = Vss = DVss, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol Condition		Va	lue	Unit	Remarks	
Farameter	Symbol	Condition	Min.	Max.	Oiiit	Remarks	
Power supply voltage rising time	tR	_	_	50	ms	MB89PV940, MB89P945	
Power supply voltage rising time	t R	_	_	2 ¹⁹ t HCYL	ns	MB89943	
Power-off minimum period	t off	_	1	_	ms		

theyl: One oscillation clock cycle time


Note: Power supply voltage should reach the minimum operation voltage within the specified default duration of the oscillation stabilization time.



(3) Clock Timing

(AVss = Vss = DVss, $T_A = -40^{\circ}C$ to +85°C)

Parameter	Symbol	Condition	Va	lue	Unit	Remarks
rarameter	- Condition		Min.	Max.	Onne	Remarks
Clock frequency	Fc		1	8	MHz	
Clock cycle time	tcyc		1000	125	ns	
Input clock pulse width	twn twL	_	20	_	ns	
Input clock rising/falling time	tcr tcf		_	10	ns	



(4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	tinst	4/Fc, 8/Fc, 16/Fc, 64/Fc	μs	(4/Fc) $t_{\text{inst}} = 0.5~\mu s$ when operating at Fc = 8 MHz


Note: When operating at 8 MHz, the cycle varies with the set execution time.

(5) Peripheral Input Timing

(AVss = Vss= DVss, $T_A = -40^{\circ}C$ to +85°C)

Parameter	Symbol Pin name		Va	lue	Unit	Remarks
Farameter	Symbol	Fill Hallie	Min.	Max.	Offic	Remarks
Peripheral input "H" pulse width	twн	INT0, INT1, INT2, EC	2 tinst*	_	μs	
Peripheral input "L" pulse width	twL	INT0, INT1, INT2, EC	2 tinst*	_	μs	

^{*:} For information on tinst, see "(4) Instruction Cycle."



5. A/D Converter Electrical Characteristics

 $(AVss = Vss = DVss, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

						(= -40 C to +65 C)
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
i arameter	Symbol	name	Condition	Min.	Тур.	Max.		Remarks
Resolution				_	_	8	bit	
Total error				_	_	±1.5	LSB	
Linearlity error				_	_	±1.0	LSB	
Differential linearlity error				_	_	±0.9	LSB	
Zoro transition valtage	Vот			AVss – 1.0 LSB	AVss + 0.5 LSB	AVss + 2.0 LSB	V	MB89PV940/P945
Zero transition voltage	VOI			AVss + 5/8 LSB	AVss + 7/8 LSB	AVss + 11/8 LSB	V	MB89943
Full-scale transition	V _{FST}		_	AVcc – 3.0 LSB	AVcc – 1.5 LSB	AVcc	V	MB89PV940/P945
voltage	VFSI			AVcc – 13/8 LSB	AVcc – 9/8 LSB	AVcc – 7/8 LSB	V	MB89943
Interchannel disparity				_	_	0.5	LSB	
A/D mode conversion	_			_	_	44 tinst*	μs	MB89PV940/P945
time				_	_	52 tinst*	μs	MB89943
Analog input current	IAIN			_	_	10	μΑ	
Analog input voltage range	_			0	_	AVcc	V	

^{*:} For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."


6. A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter When the number of bits is 8, analog voltage can be divided into $2^8 = 256$.

- Linearity error (unit: LSB)
 - The deviation of the straight line connecting the zero transition point ("0000 0000" \leftrightarrow "0000 0001") with the full-scale transition point ("1111 1111" \leftrightarrow "1111 1110") from actual conversion characteristics
- Differential linearity error (unit: LSB)

 The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)
 The difference between theoretical and actual conversion values




7. Notes on Using A/D Converter

· Input impedance of the analog input pins

The A/D converter used for the MB89940 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below $10 \text{ k}\Omega$).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μ F for the analog input pin.



Error

The smaller the | AVcc - AVss |, the greater the error would become relatively.

8. Low Supply Voltage Reset Electrical Characteristics

Parameter	Symbol	Va	lue	Unit	Remarks	
Farameter	Symbol	Min.	Max.	Onit	Remarks	
	V _{DL1}	3.0	3.6	V	When the voltage is	
Reset voltage	V _{DL2}	3.3	3.9	V	dropping. Refer to the register	
	V _{DL3}	3.7	4.3	V	definition.	
Hysteresis of reset voltage	V _H ys	0.1	_	V	When the voltage is recovering.	
Delay time to reset	t□	_	2.0	μs		
Supply voltage slew rate	dV/dt	_	0.1	V/µs		

9. External Voltage Monitor Interrupt Electrical Characteristics

Doromotor	Symbol	Value			Remarks	
Parameter	Symbol	Min.	Max.	Unit	Remarks	
Reference voltage	Vref	1.18	1.38	V		
Delay time to interrupt	To	_	2.0	μs	Refer to the register definition.	
Input slew rate	dV/dt	_	0.1	V/µs		

■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1 Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
Α	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: Number of instructions

#: Number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

• AL and AH must become the contents of AL and AH immediately before the instruction

is executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F \leftarrow This indicates 48, 49, ... 4F.

Table 2 Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	-	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	((EP)) ← (A)	_	_	_		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A, @ A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1 3	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8 MOV @IX +off,#d8	5	3	$(dir) \leftarrow d8$	_	_	_		85 86
MOV @FP,#d8	4	2	$((IX) + off) \leftarrow d8$ $((EP)) \leftarrow d8$	_	_	_		87
MOV @EF,#d8	4	2	$((EF)) \leftarrow dS$	_	_	_		88 to 8F
MOVW dir,A	4	2	$(RI) \leftarrow dS$ $(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$					D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_				D6
WOVV @IX TOIL,X	3	_	$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), (EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dΗ	++	C6
,			$(AL) \leftarrow ((IX) + off + 1)$					
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dΗ	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dΗ	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dΗ	++	C7
MOVW A,EP	2	1	(A) ← (EP)	_	_	dH		F3
MOVW EP,#d16	3	3	(EP) ← d16	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_			E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F2
MOVW SP,A	2	1	$(SP) \leftarrow (A)$	_	_	<u> </u>		E1
MOVW A,SP	2	1	$(A) \leftarrow (SP)$	_	_	dH		F1
MOV @A,T	3	1	$((A)) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	dH		E6
MOVW A,PS MOVW PS,A	2 2	1	$(A) \leftarrow (PS)$	_	_			70 71
	3	3	(PS) ← (A) (SP) ← d16	_	_	_	++++	E5
MOVW SP,#d16 SWAP	2) 1	(SP) ← 016 (AH) ↔ (AL)	_	_	AL		10
SETB dir: b	4	2	$(dir) \leftrightarrow (AL)$ $(dir): b \leftarrow 1$	_		AL		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 1$	_	_	_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	_	_		42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$, \L		dH		F7
XCHW A,IX	3	i	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	_	_	dH		F0
- · · · · · · · · · · ·	_		(, , , , , , , , , , , , , , , , , , ,		1		1	ı . .

<sup>Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics</sup> are written. (Reverse arrangement of F²MC-8 family)

Table 3 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_		++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	_	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
SUBC A @ FD	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	-11.1	++++	37
SUBCW A	3 2	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	++++	33
SUBC A INC Ri	4	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	++++	32 C9 to CE
INCW EP	3	1	$(Ri) \leftarrow (Ri) + 1$	_	_	_	+++-	C8 to CF C3
INCW IX	3	1 1	$(EP) \leftarrow (EP) + 1$	_	_	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_	dH		C2 C0
DEC Ri	4		(A) ← (A) + 1 (Ri) ← (Ri) − 1	_	_	<u>и</u> п	++	D8 to DF
DEC KI	3		$(RI) \leftarrow (RI) - I$ $(EP) \leftarrow (EP) - 1$	_	_	_	+++-	D8 10 DF
DECW EF	3		$(IX) \leftarrow (IX) - 1$	_	_	_		D3
DECW IX	3		$(A) \leftarrow (A) - 1$ $(A) \leftarrow (A) - 1$	_	_	dH	++	D2
MULU A	19	1	$(A) \leftarrow (A) - 1$ $(A) \leftarrow (AL) \times (TL)$		_	dH		01
DIVU A	21		$(A) \leftarrow (AL) \wedge (TL)$ $(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3		$(A) \leftarrow (1) \land (AL), \text{MOD} \rightarrow (1)$ $(A) \leftarrow (A) \land (T)$	_	_	dH	+ + R –	63
ORW A	3		$(A) \leftarrow (A) \land (T)$ $(A) \leftarrow (A) \lor (T)$	_	_	dH	++R-	73
XORW A	3		$(A) \leftarrow (A) \forall (T)$	_	_	dH	++R-	53
CMP A	2	i	(TL) – (AL)	_	_	_	++++	12
CMPW A	3	i	(T) - (A)	_	_	_	++++	13
RORC A	2	i		_	_	_	++-+	03
			$ \begin{array}{c} $					
ROLC A	2	1		_	_	_	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ((EP))	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	_	_	_	++R-	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \ \forall \ d8$	_	_	_	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \ \forall \ (dir)$	_	_	-	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \ \forall \ (\ (EP) \)$	-	_	_	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \ \forall \ (\ (IX) + off)$	_	_	_	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \ \forall \ (Ri)$	-	_	_	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	-	_	_	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	-	_	_	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	-	_	_	+ + R –	65

(Continued)

Mnemonic	ł	#	Operation	TL	TH	АН	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	_	-	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	++R-	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	++R-	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	++R-	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R -	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R -	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	++R-	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R -	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	++R-	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	_	_	_		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	_	_	_		D1

Table 4 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If $C = 1$ then $PC \leftarrow PC + rel$	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If V \forall N = 1 then PC \leftarrow PC + rel	_	_	_		FF
BGE rel	3	2	If V \forall N = 0 then PC \leftarrow PC + rel	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

Table 5 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dΗ		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

LH	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	NOP	SWAP	RET	RETI	PUSHW A	POPW A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir: 0	BBC dir: 0,rel	INCW A	DECW A	JMP @A	MOVW A,PC
1	MULU A	DIVU A	JMP addr16	CALL addr16	PUSHW IX	POPW IX	MOV ext,A	MOVW PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW SP	DECW SP	MOVW SP,A	MOVW A,SP
2	ROLC A	CMP A	ADDC A	SUBC A	XCH A, T	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW IX	DECW IX	MOVW IX,A	MOVW A,IX
3	RORC A	CMPW A	ADDCW A	SUBCW A	XCHW A, T	XORW A	ANDW A	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW EP	DECW EP	MOVW EP,A	MOVW A,EP
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
5	MOV A,dir	CMP A,dir	ADDC A,dir	SUBC A,dir	MOV dir,A	XOR A,dir	AND A,dir	OR A,dir	MOV dir,#d8	CMP dir,#d8	CLRB dir: 5	BBC dir: 5,rel	MOVW A,dir	MOVW dir,A	MOVW SP,#d16	XCHW A,SP
6	MOV A,@IX +d	CMP A,@IX +d	ADDC A,@IX +d	SUBC A,@IX +d	MOV @IX +d,A	XOR A,@IX +d	AND A,@IX +d	OR A,@IX +d	MOV @IX +d,#d8	CMP @IX +d,#d8	CLRB dir: 6	BBC dir: 6,rel	MOVW A,@IX +d	MOVW @IX +d,A	MOVW IX,#d16	XCHW A,IX
7	MOV A,@EP	CMP A,@EP	ADDC A,@EP	SUBC A,@EP	MOV @EP,A	XOR A,@EP	AND A,@EP	OR A,@EP	MOV @EP,#d8	CMP @EP,#d8	CLRB dir: 7	BBC dir: 7,rel	MOVW A,@EP	MOVW @EP,A	MOVW EP,#d16	XCHW A,EP
8	MOV A,R0	CMP A,R0	ADDC A,R0	SUBC A,R0	MOV R0,A	XOR A,R0	AND A,R0	OR A,R0	MOV R0,#d8	CMP R0,#d8	SETB dir: 0	BBS dir: 0,rel	INC R0	DEC R0	CALLV #0	BNC rel
9	MOV A,R1	CMP A,R1	ADDC A,R1	SUBC A,R1	MOV R1,A	XOR A,R1	AND A,R1	OR A,R1	MOV R1,#d8	CMP R1,#d8	SETB dir: 1	BBS dir: 1,rel	INC R1	DEC R1	CALLV #1	BC rel
Α	MOV A,R2	CMP A,R2	ADDC A,R2	SUBC A,R2	MOV R2,A	XOR A,R2	AND A,R2	OR A,R2	MOV R2,#d8	CMP R2,#d8	SETB dir: 2	BBS dir: 2,rel	INC R2	DEC R2	CALLV #2	BP rel
В	MOV A,R3	CMP A,R3	ADDC A,R3	SUBC A,R3	MOV R3,A	XOR A,R3	AND A,R3	OR A,R3	MOV R3,#d8	CMP R3,#d8	SETB dir: 3	BBS dir: 3,rel	INC R3	DEC R3	CALLV #3	BN rel
С	MOV A,R4	CMP A,R4	ADDC A,R4	SUBC A,R4	MOV R4,A	XOR A,R4	AND A,R4	OR A,R4	MOV R4,#d8	CMP R4,#d8	SETB dir: 4	BBS dir: 4,rel	INC R4	DEC R4	CALLV #4	BNZ rel
D	MOV A,R5	CMP A,R5	ADDC A,R5	SUBC A,R5	MOV R5,A	XOR A,R5	AND A,R5	OR A,R5	MOV R5,#d8	CMP R5,#d8	SETB dir: 5	BBS dir: 5,rel	INC R5	DEC R5	CALLV #5	BZ rel
Е	MOV A,R6	CMP A,R6	ADDC A,R6	SUBC A,R6	MOV R6,A	XOR A,R6	AND A,R6	OR A,R6	MOV R6,#d8	CMP R6,#d8	SETB dir: 6	BBS dir: 6,rel	INC R6	DEC R6	CALLV #6	BGE rel
F	MOV A,R7	CMP A,R7	ADDC A,R7	SUBC A,R7	MOV R7,A	XOR A,R7	AND A,R7	OR A,R7	MOV R7,#d8	CMP R7,#d8	SETB dir: 7	BBS dir: 7,rel	INC R7	DEC R7	CALLV #7	BLT rel


■ MASK OPTIONS


	Part number	MB89943	MB89P945	MB89PV940
No.	Specifying procedure	Specify when ordering masking		
1	Pull-up resistors P12 to P17, P20 to P27	Selectable per pin (P20 and P12 to P17 must be set to without pull-up resistor when they are used as LCD outputs.)	Can be set per pin	Fixed to without pull-up resistor
2	Power-on reset With power-on reset Without power-on reset	Fixed to with power-on reset	Setting possible	Fixed to with power-on reset
3	Main clock oscillation stabilization time selection (when operating at 8 MHz) Approx. 2 ¹⁸ /Fc (Approx. 32.8 ms) Approx. 2 ¹⁷ /Fc (Approx. 16.4 ms) Approx. 2 ¹⁴ /Fc (Approx. 2.0 ms)	Selectable	Setting possible	Fixed to approx. 2 ¹⁸ /Fc (Approx. 32.8 ms)
4	Reset pin output With reset output Without reset output	Fixed to with reset output	Setting possible	Fixed to with reset output

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89943PF MB89P945PF	48-pin Plastic QFP (FPT-40P-M16)	
MB89PV940CF	48-pin Ceramic MQFP (MQP-48C-P01)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763

Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9704

© FUJITSU LIMITED Printed in Japan