

PIC16F87X

EEPROM Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC16F870 PIC16F874
- PIC16F871 PIC16F876
- PIC16F872 PIC16F877
- PIC16F873

1.0 PROGRAMMING THE PIC16F87X


The PIC16F87X is programmed using a serial method. The serial mode will allow the PIC16F87X to be programmed while in the user's system. This allows for increased design flexibility. This programming specification applies to PIC16F87X devices in all packages.

1.1 <u>Programming Algorithm</u> <u>Requirements</u>

The programming algorithm used depends on the operating voltage (VDD) of the PIC16F87X device. Algorithm 1 is designed for a VDD range of $2.2V \le VDD < 5.5V$. Algorithm 2 is for a range of $4.5V \le VDD \le 5.5V$. Either algorithm can be used with the two available programming entry methods. The first method follows the normal Microchip programming mode entry of applying a VPP voltage of $13V \pm .5V$. The second method, called Low Voltage ICSPTM or LVP for short, applies VDD to MCLR and uses the I/O pin RB3 to enter programming mode. When RB3 is driven to VDD from ground, the PIC16F87X device enters programming mode.

1.2 Programming Mode

The programming mode for the PIC16F87X allows programming of user program memory, data memory, special locations used for ID, and the configuration word.



In-circuit Serial Programming (ICSP) is a trademark of Microchip Technology Inc.

PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16F87X

Pin Name	During Programming						
Fill Name	Function	Pin Type	Pin Description				
RB3	PGM	Ι	Low voltage ICSP programming input if LVP configuration bit equals 1				
RB6	CLOCK	I	Clock input				
RB7	DATA	I/O	Data input/output				
MCLR	VTEST MODE	P*	Program Mode Select				
Vdd	Vdd	Р	Power Supply				
Vss	Vss	Р	Ground				

Legend: I = Input, O = Output, P = Power

*In the PIC16F87X, the programming high voltage is internally generated. To activate the programming mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, this means that MCLR does not draw any significant current.

2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K). In programming mode, the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x0000, 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode as described in Section 2.4.

In the configuration memory space, 0x2000-0x200F are physically implemented. However, only locations 0x2000 through 0x2007 are available. Other locations are reserved. Locations beyond 0x200F will physically access user memory (See Figure 2-1).

2.2 Data EEPROM Memory

The EEPROM data memory space is a separate block of high endurance memory that the user accesses using a special sequence of instructions. The amount of data EEPROM memory depends on the device and is shown below in number of bytes.

Device	# of Bytes
PIC16F870	64
PIC16F871	64
PIC16F872	64
PIC16F873	128
PIC16F874	128
PIC16F876	256
PIC16F877	256

The contents of data EEPROM memory have the capability to be embedded into the hex file.

The programmer should be able to read data EEPROM information from a hex file and conversely (as an option), write data EEPROM contents to a hex file along with program memory information and configuration bit information.

The 256 data memory locations are logically mapped starting at address 0x2100. The format for data memory storage is one data byte per address location, LSB aligned.

2.3 ID Locations

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000 : 0x2003]. It is recommended that the user use only the four least significant bits of each ID location. In some devices, the ID locations read-out in an unscrambled fashion after code protection is enabled. For these devices, it is recommended that ID location is written as "11 1111 1000 bbbb" where 'bbbb' is ID information.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 5-1.

To understand the scrambling mechanism after code protection, refer to Section 4.0.




FIGURE 2-1: PROGRAM MEMORY MAPPING

2.4 Program/Verify Mode

The program/verify mode is entered by holding pins RB6 and RB7 low while raising MCLR pin from VIL to VIHH (high voltage). In this mode, the state of the RB3 pin does not effect programming. Low voltage ICSP programming mode is entered by raising RB3 from VIL to VDD and then applying VDD to MCLR. Once in this mode, the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RB6 and RB7 are Schmitt Trigger Inputs in this mode.

Note:	The OSC must not have 72 osc clocks
	while the device MCLR is between VIL and
	Vінн.

The sequence that enters the device into the programming/verify mode places all other logic into the RESET state (the MCLR pin was initially at VIL). This means that all I/O are in the RESET state (high impedance inputs).

The normal sequence for programming is to use the load data command to set a value to be written at the selected address. Issue the begin programming command followed by read data command to verify, and then increment the address.

A device RESET will clear the PC and set the address to 0. The "increment address" command will increment the PC. The "load configuration" command will set the PC to 0x2000. The available commands are shown in Table 2-1.

2.4.1 LOW VOLTAGE ICSP PROGRAMMING MODE

Low voltage ICSP programming mode allows a PIC16F87X device to be programmed using VDD only. However, when this mode is enabled by a configuration bit (LVP), the PIC16F87X device dedicates RB3 to control entry/exit into programming mode.

When LVP bit is set to '1', the low voltage ICSP programming entry is enabled. Since the LVP configuration bit allows low voltage ICSP programming entry in its erased state, an erased device will have the LVP bit enabled at the factory. While LVP is '1', RB3 is dedicated to low voltage ICSP programming. Bring RB3 to VDD and then MCLR to VDD to enter programming mode. All other specifications for high voltage ICSPTM apply.

To disable low voltage ICSP mode, the LVP bit must be programmed to '0'. This must be done while entered with high voltage entry mode (LVP bit = 1). RB3 is now a general purpose I/O pin.

2.4.2 SERIAL PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSb) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specifications), with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 µs between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a Start bit and the last cycle being a Stop bit. Data is also input and output LSb first.

Therefore, during a read operation the LSb will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation the LSb will be latched on the falling edge of the second cycle. A minimum 1 μ s delay is also specified between consecutive commands.

All commands are transmitted LSb first. Data words are also transmitted LSb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s is required between a command and a data word (or another command).

The commands that are available are:

2.4.2.1 LOAD CONFIGURATION

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits in a "data word," as described above, to be programmed into the configuration memory. A description of the memory mapping schemes of the program memory for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).

2.4.2.2 LOAD DATA FOR PROGRAM MEMORY

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 6-1.

2.4.2.3 LOAD DATA FOR DATA MEMORY

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied. However, the data memory is only 8-bits wide, and thus only the first 8-bits of data after the Start bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly. The data memory contains up to 256 bytes. If the device is code protected, the data is read as all zeros.

2.4.2.4 READ DATA FROM PROGRAM MEMORY

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed, starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 6-2.

2.4.2.5 READ DATA FROM DATA MEMORY

After receiving this command, the chip will transmit data bits out of the data memory starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. As previously stated, the data memory is 8bits wide, and therefore, only the first 8-bits that are output are actual data.

2.4.2.6 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 6-3.

2.4.2.7 BEGIN ERASE/PROGRAM CYCLE

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes an erase before write. The user must allow for both erase and programming cycle times for programming to complete. No "end programming" command is required.

2.4.2.8 BEGIN PROGRAMMING

Note: The Begin Program operation must take place at 4.5 to 5.5 VDD range.

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes a write. The user must allow for program cycle time for programming to complete. No "end programming" command is required.

This command is similar to the ERASE/PROGRAM CYCLE command, except that a word erase is not done. It is recommended that a bulk erase be performed before starting a series of programming only cycles.

Command		Мар	oping (N	Data	Voltage Range			
Load Configuration	Х	Х	0	0	0	0	0, data (14), 0	2.2V - 5.5V
Load Data for Program Memory	Х	Х	0	0	1	0	0, data (14), 0	2.2V - 5.5V
Read Data from Program Memory	Х	Х	0	1	0	0	0, data (14), 0	2.2V - 5.5V
Increment Address	Х	Х	0	1	1	0		2.2V - 5.5V
Begin Erase Programming Cycle	0	0	1	0	0	0		2.2V - 5.5V
Begin Programming Only Cycle	0	1	1	0	0	0		4.5V - 5.5V
Load Data for Data Memory	Х	Х	0	0	1	1	0, data (14), 0	2.2V - 5.5V
Read Data from Data Memory	Х	Х	0	1	0	1	0, data (14), 0	2.2V - 5.5V
Bulk Erase Setup1	0	0	0	0	0	1		4.5V - 5.5V
Bulk Erase Setup2	0	0	0	1	1	1		4.5V - 5.5V

TABLE 2-1:COMMAND MAPPING FOR PIC16F87X

2.5 Erasing Program and Data Memory

Depending on the state of the code protection bits, program and data memory will be erased using different procedures. The first set of procedures is used when both program and data memories are not code protected. The second set of procedures must be used when either memory is code protected. A device programmer should determine the state of the code protection bits and then apply the proper procedure to erase the desired memory.

2.5.1 ERASING NON-CODE PROTECTED PROGRAM AND DATA MEMORY

When both program and data memories are not code protected, they must be individually erased using the following procedures. The only way that both memories are erased using a single procedure is if code protection is enabled for one of the memories. These procedures do not erase the configuration word or ID locations.

Procedure to bulk erase program memory:

- Execute a Load Data for Program Memory command (000010) with a '1' in all locations (0x3FFF)
- 2. Execute a Bulk Erase Setup1 command (000001)
- 3. Execute a Bulk Erase Setup2 command (000111)
- 4. Execute a Begin Erase/Programming command (001000)
- 5. Wait 8ms
- 6. Execute a Bulk Erase Setup1 command (000001)
- 7. Execute a Bulk Erase Setup2 command (000111)

Procedure to bulk erase data memory:


- Execute a Load Data for Data Memory command (000011) with a '1' in all locations (0x3FFF)
- 2. Execute a Bulk Erase Setup1 command (000001)
- 3. Execute a Bulk Erase Setup2 command (000111)
- 4. Execute a Begin Erase/Programming command (001000)
- 5. Wait 8ms
- 6. Execute a Bulk Erase Setup1 command (000001)
- 7. Execute a Bulk Erase Setup2 command (000111)

2.5.2 ERASING CODE PROTECTED MEMORY


For the PIC16F87X devices, once code protection is enabled, all protected program and data memory locations read all 'o's and further programming is disabled. The ID locations and configuration word read out unscrambled and can be reprogrammed normally. The only procedure to erase a PIC16F87X device that is code protected is shown in the following procedure. This method erases program memory, data memory, configuration bits and ID locations. **Since all data** within the program and data memory will be erased when this procedure is executed, the security of the data or code is not compromised.

- 1. Execute a Load Configuration command (000000) with a '1' in all locations (0x3FFF)
- 2. Execute Increment Address command (000110) to set address to configuration word location (0x2007)
- 3. Execute a Bulk Erase Setup1 command (000001)
- 4. Execute a Bulk Erase Setup2 command (000111)
- 5. Execute a Begin Erase/Programming command (001000)
- 6. Wait 8ms
- 7. Execute a Bulk Erase Setup1 command (000001)
- 8. Execute a Bulk Erase Setup2 command (000111)

















FIGURE 2-5: **PROGRAM FLOW CHART - PIC16F87X CONFIGURATION MEMORY**

3.0 CONFIGURATION WORD

The PIC16F87X has several configuration bits. These bits can be set (reads '0'), or left unchanged (reads '1'), to select various device configurations.

3.1 Device ID Word

The device ID word for the PIC16F87X is located at 2006h.

TABLE 3-1: DEVICE ID VALUE

Device	Device ID Value						
Device	Dev	Rev					
PIC16F870	00 1101 000	x xxxx					
PIC16F871	00 1101 001	x xxxx					
PIC16F872	00 1000 111	x xxxx					
PIC16F873	00 1001 011	x xxxx					
PIC16F874	00 1001 001	x xxxx					
PIC16F876	00 1001 111	x xxxx					
PIC16F877	00 1001 101	x xxxx					

FIGURE 3-1: CONFIGURATION WORD FOR PIC16F873/874/876/877

CP1 C	P0 RESV - WRT CPD LVP BODEN CP1 CP0 PWRTE WDTE F0SC1 F0SC0 Register: CONFIG								
bit13	bit0 Address 2007h								
bit 13-12:									
bit 11:	Reserved: Set to '1' for normal operation								
bit 5-4:									
	4K Devices:								
	11 = Code protection off								
	10 = 0F00h to 0FFFh code protected								
	01 = 0800h to 0FFFh code protected								
	00 = 0000h to 0FFFh code protected								
	8K Devices:								
	11 = Code protection off								
	10 = 1F00h to 1FFFh code protected								
	01 = 1000h to 1FFFh code protected 00 = 0000h to 1FFFh code protected								
bit 11:	Reserved: Set to '1' for normal operation								
bit 10:	Unimplemented: Read as '1'								
bit 9:	WRT: FLASH Program Memory Write Enable								
	1 = Unprotected program memory may be written to by EECON control								
	0 = Unprotected program memory may not be written to by EECON control								
bit 8:	CPD: Data EE Memory Code Protection								
	1 = Code protection off								
	0 = Data EE memory code protected								
bit 7:	LVP: Low Voltage ICSP Programming Enable bit								
	1 = RB3/PGM pin has PGM function, low voltage programming enabled								
	0 = RB3 is digital I/O, HV on MCLR must be used for programming								
bit 6:	BODEN: Brown-out Reset Enable bit ⁽¹⁾								
	1 = BOR enabled								
	0 = BOR disabled								
bit 3:	PWRTE: Power-up Timer Enable bit ⁽¹⁾								
	1 = PWRT disabled								
	0 = PWRT enabled								
bit 2:	WDTE: Watchdog Timer Enable bit								
2.1.2.	1 = WDT enabled								
	0 = WDT disabled								
bit 1-0:	FOSC1:FOSC0: Oscillator Selection bits								
bit 1-0.	11 = RC oscillator								
	10 = HS oscillator								
	01 = XT oscillator								
	00 = LP oscillator								
Note 1:	Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE.								
0.	Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.								
2:	All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.								

FIGURE 3-2: CONFIGURATION WORD FOR PIC16F870/871/872

	г т										ī	r				
bit 13-12: bit 5-4: CP1:CP0: FLASH Program Memory Code Protection bits ⁽²⁾ 11 = Code protection off 10 = not supported 01 = not supported 01 = not supported 01 = not supported 02 = 0000h to 07FFh code protected bit 11: Reserved: Set 0 '1' for normal operation bit 10: Unimplemented: Read as '1' bit 9: WRT: FLASH Program Memory Write Enable 1 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control bit 8: CPD: Data EE Memory Code Protection 1 = Code protection off 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PCM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = DWRT disabled bit 3: PWRTE: Power-up Timer Enable bit 1 = WDT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 0 = LP oscillator 1 = mount Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.	CP1	CP0	RESV	-	WRT	CPD	LVP	BODEN	CP1	CP0	PWRTE	WDTE	F0SC1	F0SC0	Register:	CONFIG
bit 5-4: CP1:CP0: FLASH Program Memory Code Protection bits ⁽²⁾ 11 = Code protection off 10 = not supported 01 = not supported 00 = 0000h to 07FFh code protected bit 11: Reserved: Set to '1' for normal operation bit 10: Unimplemented: Read as '1' bit 9: WRT: FLASH Program Memory Write Enable 1 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Data EE Memory Code Protection 1 = Code protection off 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BWRT enabled 0 = WDT enabled 0 = WDT enabled bit 1.: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = LP oscillator 10 = LP oscillator 10 = LP oscillator 10 = LP oscillator 11 = ROwen-up Timer is enable bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.	bit13													bit0	Address	2007h
11 = Code protection off 10 = not supported 01 = not supported 00 = 0000h to 07FFh code protected bit 11: Reserved: Set to '1' for normal operation bit 12: Unimplemented: Read as '1' bit 9: WRT: FLASH Program Memory Write Enable 1 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control bit 8: CPD: Data EE Memory Code Protection 1 = Code protection off 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = WDT enabled 0 = WDT enabled 0 = WDT enabled 0 = WDT disabled 0 = WDT enabled 0 = WDT disabled 0 = HV oscillator 11 = RC oscillator 11 = RC oscillator 01 = H oscillator <t< td=""><td colspan="10"></td></t<>																
10 = not supported 01 = not supported 00 = 0000b to 07FFh code protected bit 11: Reserved: Set to '1' for normal operation bit 10: Unimplemented: Read as '1' bit 9: WRT: FLASH Program Memory Write Enable 1 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Data EE memory code Protection 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = WDT enabl	bit 5-4:															
01 = not supported 00 = 0000h to 07FFh code protected bit 11: Reserved: Set to '1' for normal operation bit 10: Unimplemented: Read as '1' bit 9: WRT: FLASH Program Memory Write Enable 1 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control bit 8: CPD: Data EE Memory Code Protection 1 = Code protection off 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled 0 BOTEN: Brown-out Reset Enable bit (1) 1 = PWRT isabled 0 PWRTE: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = WDT enabled 0 0 = WDT enabled 0 = WDT enabled 0 bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 10 = HS oscillator 10 = LP osci																
00 = 0000h to 07FFh code protected bit 11: Reserved: Set to '1' for normal operation bit 10: Unimplemented: Read as '1' bit 9: WRT: FLASH Program Memory Write Enable 1 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Data EE Memory Code Protection 1 = Code protection off 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = BOR disabled 0 = BOR disabled 0 = BOR disabled 0 = PWRT is abled distered 0 = PWRT enabled 0 = WDT disabled 0 = U poscillator 10 = HS oscillator 10 = HS oscillator 10 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator																
bit 11: Reserved: Set to '1' for normal operation bit 10: Unimplemented: Read as '1' bit 9: WRT: FLASH Program Memory Write Enable 1 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control 0 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may be written to by EECON control 0 = Data EE memory code Protection 1 = Code protection off 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = POR disabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled O = WDT disabled						codo n	rotocto	d								
bit 10: Unimplemented: Read as '1' bit 9: WRT: FLASH Program Memory Write Enable 1 = Unprotected program memory may be written to by EECON control 0 Unprotected program memory may not be written to by EECON control bit 8: CPD: Data EE Memory Code Protection 1 = Code protection off 0 = Data EE memory code Protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = WWRT enabled 0 = PWRT enabled bit 4: WDTE: Watchdog Timer Enable bit (1) 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 10 = LP oscillator 10 = HS oscillator 10 = LP oscillator 10 = LP oscillator 0 = LP oscillator 10 = LP oscillator 0 = LP oscillator 10 = LP oscillator 1 = Robled oscilla	hit 11.					•										
bit 9: WRT: FLASH Program Memory Write Enable 1 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control bit 8: CPD: Data EE Memory Code Protection 1 = Code protection off 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT enabled bit 1: I = WDT enabled 0 = WDT disabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 0 = LP oscillator 10 = LP oscillator 0 = LP oscillator 10 = LP oscillator 0 = LP oscillator 10 = HS oscillator 0 = LP oscillator 10 = HS oscillator 0 = LP oscillator 10 = LP oscillator 0 = LP oscillator <							operat									
1 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control bit 8: CPD: Data EE Memory Code Protection 1 = Code protection off 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT disabled bit 2: WDTE: Watchdog Timer Enable bit (1) 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator							Write	Enable								
bit 8: CPD: Data EE Memory Code Protection 1 = Code protection off 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit (1) 1 = BOR enabled 0 = BOR disabled 0 = BOR disabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT enabled 0 = WDT tisabled 0 = WDT fisabled 0 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 0 = LP oscillator 01 = XT oscillator 0 = LP oscillator 02 = LP oscillator 0 = LP oscillator 03 = LP oscillator 0 = LP oscillator 04 = LP oscillator 11 = RC oscillator 05 = LP oscillator 11 = R									en to by	EEC	ON conti	ol				
 1 = Code protection of 0 = Data EE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 									ritten t	to by E	ECON c	ontrol				
0 = Data ÉE memory code protected bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled bit 4: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator 0 = LP oscillator	bit 8:					Code P	rotectio	n								
bit 7: LVP: Low Voltage ICSP Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled 0 = PWRT enabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled 0 = WDT disabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 00 = LP oscillator 00 = LP oscillator 00 = LP oscillator 00 = LP oscillator 00 = LP oscillator 00 = LP oscillator 0 = NDT Timer is enabled any time Brown-out Reset is enabled.																
 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 11 = XT oscillator 12 = XT oscillator 13 = HC oscillator 14 = RC oscillator 15 = KT oscillator 16 = KT oscillator 17 = KT oscillator 18 = KT oscillator 19 = KT oscillator 10 = HS oscillator 11 = KT oscillator 11 = KT oscillator 12 = KT oscillator 13 = KT oscillator 14 = KT oscillator 15 = KT oscillator 16 = KT oscillator 17 = KT oscillator 18 = KT oscillator 19 = KT oscillator 10 = HS oscillator 11 = KT oscillator 12 = KT oscillator 13 = KT oscillator 14 = KT oscillator 15 = KT oscillator 16 = KT oscillator 17 = KT oscillator 18 = KT oscillator 19 = KT oscillator 10 = HT oscillator 11 = KT oscillator 12 = KT oscillator 13 = KT oscillator 14 = KT oscillator 15 = KT oscillator 16 = KT oscillator 17 = KT oscillator 18 = KT oscillator 19 = KT oscillator 11 = KT oscillator 12 = KT oscillator 13 = KT oscillator 14 = KT oscillator 15 = KT oscillator 16 = KT oscillator 17 = KT oscillator 18 = KT oscillator 19 = KT oscillator 19 = KT oscillator 10 = KT					•	•										
 o = RB3 is digital I/O, HV on MCLR must be used for programming bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ BOR enabled BOR disabled bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ PWRT disabled PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit WDT enabled WDT enabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits R oscillator HS oscillator E HS oscillator E HS oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 	bit 7:															
bit 6: BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BOR disabled bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 02 = LP oscillator 03 = LP oscillator 04 = LP oscillator 05 = LP oscillator 06 = LP oscillator 07 = KT oscillator 08 = LP oscillator 09 = LP oscillator 00 = LP oscillator 00 = LP oscillator 00 = LP oscillator 00 = LP oscillator 01 = XT oscillator 02 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE												ed				
1 = BOR enabled 0 = BOR disabled bit 3: PWRTE : Power-up Timer Enable bit (1) 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE : Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0 : Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator 00 = LP oscillator Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.				-						nograi	ming					
 bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.	bit 6:					et Enat	le bit	''								
 bit 3: PWRTE: Power-up Timer Enable bit ⁽¹⁾ PWRT disabled PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit WDT enabled WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits RC oscillator HS oscillator HS oscillator Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 																
 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 							(1	`								
 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 	bit 3:					r Enabl	e bit V	,								
 bit 2: WDTE: Watchdog Timer Enable bit WDT enabled WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits RC oscillator HS oscillator HS oscillator Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 		_														
 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 	1.1.0					-	L. '1									
 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 	DIT 2:					Enable	DIT									
 bit 1-0: FOSC1:FOSC0: Oscillator Selection bits RC oscillator HS oscillator HS oscillator HS oscillator Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 																
 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 	h:+ 4 0	-			-		-4' h									
 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 	DIL 1-0.					or Sele	Clion D	lis								
 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled. 																
Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.																
Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.		00	= LP os	scillator												
Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.	Note	. г.	obling T			ot out		h anaki-	o Dourr			MDT)	a a rall	o of the	volue of hit	
	NOTE															
	:															
	-				e puilo		gr				0.100101		, 1,0,00			

-

4.0 EMBEDDING CONFIGURATION WORD AND ID INFORMATION IN THE HEX FILE

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file, then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC16F87X, the EEPROM data memory should also be embedded in the hex file (see Section 2.2).

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

5.0 CHECKSUM COMPUTATION

Checksum is calculated by reading the contents of the PIC16F87X memory locations and adding up the opcodes up to the maximum user addressable location, e.g., 0x1FF for the PIC16F87X. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F87X devices is shown in Table 5-1.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
PIC16F870	OFF	SUM[0x0000:0x07FFF] + CFGW & 0x3BFF	0x33FF	0xFFCD
	ALL	CFGW & 0x3BFF + SUM_ID	0x3FCE	0x0B9C
PIC16F871	OFF	SUM[0x0000:0x07FFF] + CFGW & 0x3BFF	0x33FF	0xFFCD
	ALL	CFGW & 0x3BFF + SUM_ID	0x3FCE	0x0B9C
PIC16F872	OFF	SUM[0x0000:0x07FFF] + CFGW & 0x3BFF	0x33FF	0xFFCD
	ALL	CFGW & 0x3BFF + SUM_ID	0x3FCE	0x0B9C
PIC16F873	OFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF	0x2BFF	0xF7CD
	0x0F00 : 0xFFF	SUM[0x0000:0x0EFF] + CFGW & 0x3BFF +SUM_ID	0x48EE	0xFAA3
	0x0800 : 0xFFF	SUM[0x0000:0x07FF] + CFGW & 0x3BFF + SUM_ID	0x3FDE	0xF193
	ALL	CFGW & 0x3BFF + SUM_ID	0x37CE	0x039C
PIC16F874	OFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF	0x2BFF	0xF7CD
	0x0F00 : 0xFFF	SUM[0x0000:0x0EFF] + CFGW & 0x3BFF +SUM_ID	0x48EE	0xFAA3
	0x0800 : 0xFFF	SUM[0x0000:0x07FF] + CFGW & 0x3BFF + SUM_ID	0x3FDE	0xF193
	ALL	CFGW & 0x3BFF + SUM_ID	0x37CE	0x039C
PIC16F876	OFF	SUM[0x0000:0x1FFF] + CFGW & 0x3BFF	0x1BFF	0xE7CD
	0x1F00 : 0x1FFF	SUM[0x0000:0x1EFF] + CFGW & 0x3BFF +SUM_ID	0x28EE	0xDAA3
	0x1000 : 0x1FFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF + SUM_ID	0x27DE	0xD993
	ALL	CFGW & 0x3BFF + SUM_ID	0x27CE	0xF39C
PIC16F877	OFF	SUM[0x0000:0x1FFF] + CFGW & 0x3BFF	0x1BFF	0xE7CD
	0x1F00 : 0x1FFF	SUM[0x0000:0x1EFF] + CFGW & 0x3BFF +SUM_ID	0x28EE	0xDAA3
	0x1000 : 0x1FFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF + SUM_ID	0x27DE	0xD993
	ALL	CFGW & 0x3BFF + SUM_ID	0x27CE	0xF39C

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble.

For example, ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then SUM_ID = 0x1234

*Checksum = [Sum of all the individual expressions] MODULO [0xFFFF]

+ = Addition


& = Bitwise AND

6.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS


TABLE 6-1:AC/DC CHARACTERISTICSTIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

Standard Operating Conditions (unless otherwise stated)Operating Temperature: $0^{\circ}C \le TA \le +70^{\circ}C$ Operating Voltage: $2.2V \le VDD \le 5.5V$									
Characteristics	Sym	Min	Тур	Мах	Units	Conditions/Comments			
General									
VDD level for Algorithm 1	Vdd	2.2		5.5	V	Limited command set (See Table 2-1)			
VDD level for Algorithm 2	Vdd	4.5		5.5	V	All commands available			
High voltage on MCLR for high voltage programming entry	Vінн	Vdd + 3.5		13.5	V				
Voltage on MCLR for low voltage ICSP programming entry	Vih	2.2		5.5	V				
MCLR rise time (Vss to VHH) for test mode entry	tVHHR			1.0	μs				
(RB6, RB7) input high level	VIH1	0.8Vdd			V	Schmitt Trigger input			
(RB6, RB7) input low level	VIL1	0.2Vdd			V	Schmitt Trigger input			
RB<7:6> setup time before MCLR	tset0	100			ns				
RB<7:6> hold time after MCLR↑	thld0	5			μs				
RB3 setup time before MCLR	tset2	100			ns				
Serial Program/Verify									
Data in setup time before ${\sf clock} \downarrow$	tset1	100			ns				
Data in hold time after clock \downarrow	thld1	100			ns				
Data input not driven to next clock input (delay required between command/data or command/command)	tdly1	1.0			μs				
Delay between clock↓ to clock↑ of next command or data	tdly2	1.0			μs				
Clock↑ to data out valid (during read data)	tdly3	80			ns				
Erase cycle time	tera		2	4	ms				
Programming cycle time	tprog		2	4	ms				
















© 2000 Microchip Technology Inc.














NOTES:



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 2 LAN Drive, Suite 120 Westford, MA 01886 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

China - Beijing Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei D

Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing, 100027, P.R.C. Tel: 86-10-85282100 Fax: 86-10-85282104

China - Shanghai

Microchip Technology Unit B701, Far East International Plaza, No. 317, Xianxia Road Shanghai, 200051, P.R.C. Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

Hong Kong

Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431 India

Microchip Technology Inc. India Liaison Office

Divyasree Chambers I Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 027, India Tel: 91-80-207-2165 Fax: 91-80-207-2171

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 **Korea** Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934



ASIA/PACIFIC (continued)

Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207

Tung Hua North Road

Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835

8/01/00

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 2000 Microchip Technology Incorporated. Printed in the USA. 8/00 👷 Printed on recycled paper.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, except as maybe explicitly expressed herein, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.