# AN1729

## BurstRAM to ZBT<sup>™</sup> RAM

Prepared by: Joe Haas

The recent product announcements for the ZBT family of synchronous memories have received a warm reception with a wide range of customers. The ability to perform back-to-back read/write cycles without any intermediate deselect cycles offers a substantial performance improvement for a variety of platforms which now utilize standard BurstRAMs. This application note describes some of the footprint changes required to adapt a current BurstRAM socket to a ZBT device. In addition, some of the operational differences are also discussed.

#### PINOUT DIFFERENCES

Figure 1 shows a comparative pinout for the MCM69P737 BurstRAM and the MCM63Z736 ZBT RAM. Note there are relatively few pinout differences, most of which are easily modified. The changes in pin assignment required to modify a BurstRAM socket to a ZBT device are listed in Table 1.

The ZBT devices do not have a global byte write pin  $(\overline{SGW})$ , but instead relies upon the state of the byte select inputs ( $\overline{SBa} - \overline{SBd}$ ) to select the current byte write mode. The  $\overline{SGW}$  functionality is replicated by forcing all four of the byte selects to a binary low state during a write cycle instantiation ( $\overline{SBa} - \overline{SBd} = 0$ ). Figure 2 shows a gate–level description of an external implementation of  $\overline{SGW}$  in combination with  $\overline{SW}$ .

Another difference of interest to the designer is that of the simplified burst logic. The ZBT has only the ADV pin to indi-

cate burst cycles. Address and control information is latched with ADV = 0 to initiate a burst cycle. Subsequent cycles have ADV = 1 which causes the address and control inputs to be ignored until the ADV pin is deasserted. For most burst mode applications, tying the BurstRAM ADSC to the ZBT ADV will accomplish the burst functionality.

### FUNCTIONAL DIFFERENCES

The primary functional difference between the ZBT and BurstRAM involves the write cyles (both burst and nonburst). A typical pipelined BurstRAM (ie., the MCM69P737) requires write data to be presented to the part coincident with the address at the initiation of the write cycle. The ZBT, however, is pipelined for both reads and writes, so the write data is latched into the part two (2) clock cycles after the initiation of the write. It is this one fundamental difference that will require the most attention on the part of the circuit designer.

### CONCLUSION

While logic changes may be required for most BurstRAM applications, the conversion to a ZBT architecture should require minimal effort on the part of PCB layout teams. In addition, the logic changes are generally manageable and should require only a modest effort on the part of the circuit designer to allow quick and easy migration to this new and exciting memory technology.

Pin Locations	BurstRAM Pin Assignment	ZBT Pin Assignment
14	NC	V <sub>DD</sub>
16	NC	V <sub>DD</sub>
64	NC	V <sub>SS</sub>
66	NC	V <sub>DD</sub>
83	ADV	NC
84	ADSP	NC
85	ADSC	ADV
87	SW	CKE (Tie to V <sub>SS</sub> )
88	SGW	SW

Table 1. Pipelined BurstRAM and ZBT Pin Assignment Differences

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by Micron Technology, Inc. and Motorola, Inc.



6/23/98




Figure 1. Pipelined BurstRAM and ZBT Pinout Comparison

2




Figure 2. External SGW Logic

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **(A)** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employee.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447

 Mfax™: RMFAX0@email.sps.mot.com
 - TOUCHTONE 1-602-244-6609

 Motorola Fax Back System
 - US & Canada ONLY 1-800-774-1848

 - http://sps.motorola.com/mfax/

 $\Diamond$ 

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.

JAPAN: Nippon Motorola Ltd.; SPD, Strategic Planning Office, 141, 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan. 81–3–5487–8488

TOUCHTONE 1-602-244-6609
 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
 US & Canada ONLY 1-800-774-1848
 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

CUSTOMER FOCUS CENTER: 1-800-521-6274

