Motorola Semiconductor Application Note

AN1753

Implementing a FLASH Memory System in an MC68HC711E9 Design

By Joe Haas
Applications Engineering
TSG Body Electronics and Strategic Industrial Division
Austin, Texas

Introduction

FLASH technology offers several advantages to a M68HC11 microcontroller design. Field updates, lower-power consumption, and increased memory densities are but a few of the potential benefits of incorporating external FLASH memory as a firmware/data media. However, several drawbacks can provide significant obstacles to implementation on a M68HC11 system.

Most of the difficulties with a FLASH memory implementation derive from the fact that FLASH requires an algorithm to program data. Many FLASH devices cannot perform read operations during a programming cycle, so the algorithm must be maintained in a memory device physically separated from the FLASH to be programmed. Thus, an additional memory device is needed to hold the programming algorithm. Typically, this device will occupy the upper slot in the M68HC11 memory map to maintain the interrupt vectors. This necessitates the need for a jump table to route these static interrupt vectors which increases interrupt response latency. Any interrupts that are desired for the programming algorithm also must be subjected to an arbitration

AN1753



© Motorola, Inc., 1998

mechanism which adds both latency and documentation overhead for firmware development and maintenence.

Bootstrap mode of the M68HC11 Family could be used to upload a FLASH programming algorithm, but this also has several drawbacks. For example:

- The MCU RAM is limited in size, so it cannot hold an algorithm of any complexity. External RAM may be available, depending on the design.
- If external RAM is non-volitile, its use as a temporary program space could corrupt previously stored data.
- Bootstrap mode requires a special data sequence which is not compatible with manual download from a terminal and thus requires the use of a special boot loader running on the host system.
- Depending on the MCU crystal frequency, the bootstrap serial communication parameters can specify an odd serial data rate which isn't supported by a standard boot loader.

For most applications, any one of these difficulties, much less all of them, could easily eliminate the possiblity of implementing a FLASH device.

This application note describes a single board computer (SBC) design which uses a FLASH device as its main program/data storage media. The emphasis is on the hardware and firmware techniques used to implement the FLASH programming system as well as its impact on firmware development. Also, an example of a retrofit design is included to illustrate how these techniques are modified to convert an existing EPROM-based design to FLASH.

System Requirements

While many aspects of the SBC design presented here can be varied to fit the needs of a particular application, there are some features that must be present to support the FLASH system as described here. Typically, FLASH data originates from a host system (for instance, a PC) which necessitates the need for a programming host connector. The host port connector must bring out the MODA/MODB pins, as well as the SCI (serial communications interface) pins (PD0/PD1), ~XIRQ (optional), and RESET. If a FLASH device is used that requires an external V_{PP} source, this signal also is required on the host port. This requirement depends on the system design. The V_{PP} source can be placed on the target system, but will represent a fixed cost in the final design that will erode per-unit cost margins. Moving this source off target onto a host programming interface can reduce overall costs if the number of target systems is significantly higher than the number of programming systems. Finally, a small segment (four to six bytes) of MCU EEPROM must be reserved for use by the programming firmware.

Providing the ~XIRQ signal to the host system is optional. Doing so will allow in-circuit factory programming of the 68HC711E9 EPROM. The same host system can be used for both FLASH and MCU EPROM programming operations which support a factory environment where virgin MCU and FLASH devices may be placed on the target circuit board for in-circuit programming as part of the test procedure. In this case, special considerations should be given to the ~XIRQ circuit, if it is used in the target design, as this signal is subjected to voltage levels in excess of 5 volts during MCU EPROM programming operations.

Host Interface Description

Figure 1 shows the schematic for the SBC system used in this example. The host port connector is implemented with a 10-pin dual row connector (P1) which connects to a programming interface card. Most of the signal connections are straightforward except for the RXD (PD0) signal. Here, a resistor is used to passively switch the RXD signal when the programming interface is connected. This allows the target system to share the serial port between the FLASH programming host and another target resource.

AN1753

SW1

PA0 PA1 PA2 PA3 PA4 PA5

PA7

C4 10uF

C5 10uF

R2 1K

U7

34064

~RTS/DIR

Tli D Tlo
Rlo d Rli
T2i D T2o

R2o **4** R2i

c1-c2+ U9 c3+

MAX232

~reset 🗀

MISO MOSI SCK ~SEL

P1

PI PGM/test Pi

-)-10uF |

C6

10uF

PE7 D

U10 5

+5V

Figure 1. SBC Schematic

With the programming module removed, the RXD signal passes from the target RS-232 receiver (U9) to the MCU (U1) via resistor R2. The only consideration is to keep the resistor value low enough that it will not interact with the input capacitance of the MCU to form a low pass filter while providing enough impedance that driver contention is eliminated.

To eliminate filter effects, the following must be satisfied:

$$r < 1/(2\pi 3fc)$$

Where r is the value of R2 in ohms, f is the maximum desired baud rate (bits per second), and c is the total capacitance of PD0 in farads (input and stray capacitance). 3f is used here to account for the third order harmonics which can be a significant component of a square wave signal. At 115 Kbaud, this value calculates to approximately $80 \text{ k}\Omega$ – in practice, values of 1 K to 10 K are recomended.

The only difficulty with this mechanism involves the nature of the target resource; it must be able to tolerate the serial traffic that is present during programming without producing unknown or undesirable results.

NOTE:

The FLASH programming baud rate usually is not related to the target resource baud rate. This can compound the difficulty due to the fact that a baud rate mismatch can cause known data streams at one baud rate to appear as pseudo-random data streams at another. For situations where this is a problem, a more involved switching mechanism may be required.

As mentioned earlier, a specialized programming interface card can offer a convenient and cost-effective host interface. The programming interface card used in this design is shown in **Figure 2** and features an RS-232 transceiver, SCI loop-back switch, V_{PP} voltage converter, and reset controller. The reset controller is implemented with an MC68HC705K1 microcontroller which contains a simple program that interprets the control switches and manipulates the target MCU signals appropriately.

AN1753

Figure 2. Host Programming Adapter Schematic

The following describes the button functions:

- Target RESET (SW1) Connected to the target reset I/O
 (input/output) signal. When activated in boot mode, the target
 PD0 and PD1 signals are briefly "shorted" to loop-back the MCU
 SCI activity. In normal mode, the target system is simply reset (no loop-back).
- MONITOR (SW2) When in the normal mode, this function toggles the host RXD source between the target PD0 and PD1 signals. A third state connects the host RXD/TXD to the target PD0/PD1 (respectively). This function is not active in bootstrap mode.
- MODE (SW3) This toggles the target system between normal mode and boot mode. The MODA/MODB control output is high-Z for normal mode and V_{OI} for bootstrap mode.
- V_{PP} ON (SW4) In bootstrap mode, allows the V_{PP} source to be toggled on and off. This function is not active in normal mode.

The monitor function uses the module's loop-back switch to selectively route the target RXD and TXD signals (MCU PD0/1) to the host serial port when the target is in normal mode. This allows the host to easily trace serial data from either side of the target system's SCI interface which can be useful as a system level debugging tool.

Program Listings — Host Interface Reset Controller — Listing 1

shows the reset controller assembly source code. The code structure is relatively straightforward, consisting of the initialization, main loop, and ~IRQ service routine. Initialization begins at the ENTRY label and consists of setting the port A and port B DDRs (data direction register) and initializing the port outputs. The main loop begins at the TOP label which continuously polls the push button inputs. If a button push is detected, the firmware loops until it is released. Switch edges are debounced by a 20-ms timer to help prevent false signals due to switch noise. After switch release is detected, the firmware processes the selected button's function.

MOTOROLA

The interrupt routine at IRQI traps falling edges of the reset button. Since the reset button is also connected to the target reset signal, resets originating with the target system will be trapped also. This way, the reset sequence is handled properly, no matter what the reset source.

System Memory Map

Figure 3 illustrates the memory map of the SBC that is being demonstrated in this application note. In addition to the normal MCU resources (on-chip RAM, I/O registers, and EEPROM), there are a FLASH memory device, two external RAMs, and some external registers. The FLASH and RAM slots can contain devices of up to 4 Mbit (512 K x 8). Since this far exceeds the 64-K addressing space of the M68HC11, a bank switching scheme is used to page through the large density devices using I/O signals to resolve the upper physical address signals.

While the RAM device(s) simply use direct replacement to resolve the upper address signals, the paging scheme for the FLASH device is a bit more complicated.

First, we desire a fixed portion of the FLASH memory to be visible in the upper portion of the MCU memory map (\$8000 through \$FFFF). This will hold the MCU interrupt vectors as well as up to 32 Kbytes of kernal ROM, which is intended to hold the core of the SBC operating system. Intuitively, this window should reside at the top of the FLASH ROM physical address space where the banked address signals A[18:15] are [1111]. This forces any access to MCU addresses in the range of \$8000 to \$FFFF to access FLASH memory at physical addresses \$78000 through \$7FFFF regardless of the current bank setting.

In addition to the kernal window at \$8000–\$FFFF, a separate 8-Kbyte window is used to access the remainder of the FLASH device at MCU addresses \$2000 through \$3FFF (referred to as "mirroring"). Addresses in this range will access the full physical device map from \$00000 to \$7FFFF, depending on the combination of A[12:0] and the bank selects. The A[18:13] vector for the mirror window is determined only by the value of the bank register.

AN1753




Figure 3. Target System Memory Map

A logic circuit is used to combine the MCU address signals and the bank select signals into a physical address vector that can be connected to the FLASH device. This logic circuit needs to force the physical address[18:15] to [1111] for MCU \$8000–\$FFFF and pass the bank selects to the physical address [18:13] for accesses at MCU \$2000–\$3FFF. Since the kernal window takes the upper half of the memory map, the A15 signal can be used to force the physical address source. Since the resulting physical address is connected exclusively to the FLASH device, only A15 is needed to switch between the two FLASH windows.

Since the logic required to implement this project is relatively simple, a behavioral level schematic was sketched using off-the-shelf logic

AN1753

devices. The schematic's sum-of-products representations were then extracted manually as shown in **Table 1**.

Table 1. SBC Memory System Logic Equations

fA[18:15]	= ~(~lat[5:2] * ~A15)
	= lat[5:2] + A15
fA[14:13]	= ~(~(lat[1:0] * ~A15) * ~(A[14:13] * A15))
	= ((lat[1:0] * ~A15) + (A[14:13] * A15))
~fcs	= ~(~(~(~A15 * ~A14 * A13) * ~A15) * E)
	= ~(A[15] * E + ~A[15] * ~A[14] * A[13] * E)
~rcs	= ~(E * ~A15 * A14 * ~A13)
~acs	= ~(E * ~A15 * A14 * A13)
lef	= ~A15 * ~A14 * ~A13 * ~A12 * ~A10 * A9 * E * ~R/W
~ref	= ~(~A15 * ~A14 * ~A13 * ~A12 * ~A10 * A9 * E * R/W)
ler	= ~A15 * ~A14 * ~A13 * ~A12 * A10 * ~A9 * E * ~R/W
~rer	= ~(~A15 * ~A14 * ~A13 * ~A12 * A10 * ~A9 * E * R/W)

Table 1 forms the basis of the HDL (hardware definition language) file used to generate the JEDEC (Joint Electron Device Engineering Council) fuse map for an FPGA (field programmable gate array). (The complete HDL design file appears in Program Listings — FPGA HDL Listing — Listing 2.) The fA[18:13] vector represents the physical FLASH address. (A[12:0] are obtained directly from the MCU.) The use of an FPGA is not required, but it offers many advantages over discrete logic implementation. As can be seen in Table 1, several logic devices would be required to implement the logic functions shown. This greatly increases the component count and board space required to implement the design, problems which can be eliminated by using the appropriate FPGA.

Programmer Core

With the key aspects of the target design frozen, consider now the techniques needed to use the FLASH programming system. The key to the FLASH system described here lies in the use of some subtleties of the 68HC711's bootstrap mode.

The key bootstrap mode features of interest are:

- When reset is in bootstrap mode, the MCU EPROM is forced on temporarily.
- While waiting for a download to begin, a serial break or ASCII NULL character received at the SCI will force the MCU instruction fetch to jump to EEPROM at \$B600 and begin executing code there.
- When reset in boot mode, the MCU sends a break to the SCI.

For this application, the FLASH programming firmware is placed in the MCU EPROM, which is off in normal mode, allowing the programming firmware to be "hidden" from the target application. To the application firmware developer, the system looks like a 68HC711 in expanded mode, with an extended array of memory resources. It is only necessary that the developer be concerned with these two FLASH system requirements:

- The EEPROM locations at \$B600-\$B605 are reserved for FLASH (holds jump to MCU EPROM and three FLASH personality data bytes).
- FLASH uses MCU RAM during programming mode.

The latter is important only if the system must use battery maintenance of MCU RAM for non-volatile storage. Since there are sufficient resources for ample external NVRAM, this should not be an issue in most designs.

AN1753

FLASH Operation

The first step in initiating the FLASH program mode is to connect the programming interface and place the system in programming mode. This will reset the target MCU in bootstrap mode and set the loop-back switch to the MCU. When reset in bootstrap, the M68HC11 Family will issue a break to the SCI subsystem. By looping back the serial break that originates from the 68HC711E9, the MCU is forced to jump to \$B600 (the start of EEPROM). A pre-placed JMP instruction at \$B600 (programmed along with MCU EPROM) allows the system automatically to execute MCU EPROM code with no host intervention. A timer on the reset controller switches the loop-back to feed-through so that commands and data may be exchanged between the host and target systems after the reset sequence is complete.

This topology provides a scenario for getting the MCU to execute ROM code out of a bootstrap reset. Now the ROM code must manipulate some additional resources to get the system into a mode which will allow FLASH programming to occur. The ROM code must:

- Run the FLASH command processor
- Turn on MCU EPROM
- Turn on expanded mode (set MDA bit in HPRIO)

While in bootstrap mode, the expanded mode cannot be enabled until the MCU EPROM is turned on, which requires a subsequent MCU reset to take effect. This step could be performed automatically by the MCU EPROM code but is probably best left as a host command function. To illustrate why, consider that the MCU EPROM must be turned off at the completion of the FLASH programming session. A programming session can consist of several data upload operations, depending on how many devices are to be programmed and how their data is segmented. This can make it difficult for the target system to determine when the host is actually finished. The best scenario is for the host to explicitly command the target to turn off EPROM, with the same being true for EPROM on.

The full reset sequence for a programming session would then proceed this way:

- Reset in bootstrap mode
- Host commands EPROM on

AN1753

- Reset again (still in bootstrap mode)
- Perform programming operations
- Host commands EPROM off
- Reset in normal mode

FLASH Algorithm

The bulk of the FLASH algorithm was derived from a simple command line-based EPROM programmer written for the M68HC11 (reference 1). This code uses a command and parameter parsing system to perform device selection, programming operations, status, and download and upload protocols, etc. The original device selection topology was kept such that each device in the memory map appears as a separate selectable device to the algorithm.

The command lines are gathered by the SCI in interrupt mode, which buffers incoming characters until a <cr> (\$0D) is received. A system flag is then set which signals the command parser to examine the buffer for valid command/parameter combinations.

<XON>/<XOFF> handshaking is also supported to control ASCII upload/download transfers. Handshaking is important because the programming sequence can take up to several milliseconds and the buffer must be frozen in that time to ensure data integrity until all the data has been transferred to the target device.

The heart of the data transfer system was adapted from the BUFFALO S-record transfer code. This code has been modified to support buffered data, as well as the xmodem transfer protocol. The xmodem transfer protocol (aka the Christiensen Protocol) transfers Motorola S-record data in 128-byte blocks and features flow control and error detection with retries. While S-records feature a line-by-line checksum which can be used to validate the data integrity of the line, typical ASCII transfer protocols do not provide for error detection or retries so the only recourse for a checksum error at the target is to discard the entire line and continue to the next line which requires another pass to fully program the device.

A checksum error in the xmodem protocol causes the data block to be resent (up to a pre-determined maximum retry count). In this way, the

AN1753

system can not only detect errors, but also can recover from them. If the original data is error free, there is a measure of assurance that xmodem will transfer the data so that it is received in its entirety.

Two subroutines are used to access the target devices:

- REDbyt
- PGMbyt

These routines use the (X) index register and a bank register to point to a physical device address which is provided with the upload data from the host using Motorola S28 or S37 record formats. The BANK command allows manual selection of 64-K segments so that the Motorola S19 format can be used. REDbyt and PGMbyt call the address parser subroutine addrFLA to resolve the bank select address bits for the selected device and present them accordingly. The index register is then converted to an MCU logical address which points to the desired physical address. Once this procedure is complete, the MCU can present indexed read/write sequences to the target device to perform the desired operation.

A personality system is used which allows the device to be defined for the programming algorithm. This is important because the algorithm must distinguish between FLASH, NVRAM, shadowRAM, and EEPROM technologies. While most devices allow data simply to be read in programming mode, some require a pre-command before data can be presented to the device. To accomplish this, each device in the system has its own read/write subroutine which handles any required command sequences.




Figure 4. EPROM-Based Design Example

Figure 4 illustrates the block diagram of an MCU-based system that uses EPROM memories for code and data storage. It is desired that this system be converted so that FLASH devices may be used, but only minimal hardware modifications are allowed due to cost constraints. A

AN1753

32 K x 8 EPROM (U3) is the primary code memory and is located at the top of the memory map as shown in **Figure 5**. A 64 K x 8 EPROM (U4) is used to hold secondary code and data for the application. Since these two devices would exceed the available MCU address space, U4 is bank switched in a 16-K window with provisions to allow expansion to a 128 K x 8 device. Since only three bank select lines are required, they are derived directly from MCU I/O pins.




Figure 5. Retrofit Example System Memory Map

The primary difference between this system and the SBC presented earlier lies in the fact the U3 kernal memory is only accessible via a single window in the memory map. Furthermore, several MCU resources also occupy this memory space during bootstrap mode, including the MCU EPROM, which provides serious hurdles to implementing the FLASH system.

AN1753

The bootROM and EEPROM conflicts can be addressed in firmware. For the EEPROM, this part of the FLASH array will never be accessible anyway, so no system code or data will ever need to be written to this area. For reliability reasons, it is necessary to write those FLASH locations to \$00 during the FLASH pre-erase cycle. Since the EEPROM cannot be turned off without an MCU reset, the only choice is for the firmware to blind write these locations. This can be accomplished because the M68HC11 Family drives external address and data during writes to internal resources. This allows FLASH programming commands to be written to the device, but prevents reads from the FLASH because the internal resource takes priority. While not optimal, this will at least serve to improve reliability by reducing over-erase stress on these memory cells.

Since the bootROM overlaps memory that is accessible in the MCU's normal mode, it is desirable that the system be able to read/write/verify these memory locations. This can be done by briefly turning off the bootROM using the RBOOT bit in the HPRIO register. It is important to suspend all interrupts for this process and that ~XIRQ must not be enabled. This is because the bootROM holds the interrupt vectors for the bootstrap mode and an interrupt which occurs while the bootROM is off will result in a false vector fetch, causing unrecoverable system disruption. Since the FLASH algorithm used here depends on interrupts, they can not be disabled entirely, but instead must be disabled only during the time that the bootROM is off.

The MCU EPROM conflict is more difficult to overcome as the EPROM cannot be turned off and on like the bootROM (a reset is required). Since it covers a large and important area of the memory map, it also can not be ignored, and blind programming is not acceptable as there is no way to ensure data integrity without overstressing the FLASH core. The only viable alternative is to use the external RAM (U5) to hold the FLASH algorithm so that the MCU EPROM can be turned off.

Normally, this would offer another difficulty due to the fact that the RAM at U5 is an NVRAM and holds vital system data that would have to be saved and restored by the host system. In this case, however, the RAM at U5 is a shadow RAM which means that this device keeps non-volatile data in a shadow EEPROM array separate from the SRAM array (all on

AN1753

the same die). Special read sequences initiate store-and-retrieval operations which copy data between the U5 SRAM and EEPROM. This means that the FLASH algorithm can be copied into the SRAM array without disturbing the shadow EEPROM data which eliminates the need for the host to save and restore the RAM data. When the programming operation is complete, the original U5 data is restored automatically on system power-up.

Because the FLASH algorithm must be copied to SRAM, an additional step is required in the reset sequence.

- Reset in bootstrap mode
- Host commands EPROM on (set ROMON bit in CONFIG)
- Reset again (still in bootstrap mode)
- Copy algorithm to U5 RAM
- Turn EPROM off; clear ROMON bit in CONFIG
- Reset again (still in bootstrap mode)
- Perform programming operations
- Reset in normal mode (cycle target system power to restore U5 data)

At this point, the system behaves the same as described under the SBC system. The host may read, write, and erase the U3 and U4 devices as needed using the commands provided by the FLASH algorithm operating in the U5 RAM.

Retrofit Hardware Changes

The required target hardware changes to the retrofit system are:

- Expand U3 and U4 sockets to 32 pins and connect ~WE and V_{PP} signals.
- Add programming mode connector. This system already has an external serial port connection, so the mode connector only requires the MODA/B, RESET, and V_{PP} signals. (+5 V is also added to support the programming mode interface.)

As is readily apparent, the hardware changes are minimal. The costs associated with these changes will focus on the minimal engineering effort to modify the PCB layout and the re-tooling costs from the PCB vendor. In this case, the increased component costs are less than 0.5 percent of the finished product cost.

While the modifications to the target system are a relatively small part of the overall product cost, the addition of the programming adapter results in a noticeable cost increase. Even so, these costs can be minimized as the design of **Figure 6** illustrates. This is a simple example of a host interface card which uses a simple toggle switch to select the mode and enable V_{PP} and an inexpensive DC-DC converter to develop the FLASH V_{PP} voltage.

NOTE:

The serial loop-back switch is not present in this module. Since cost is an issue, the loop-back switch was omitted, which requires the host to send the break signal or ASCII-NULL after each reset.

Figure 6. Simplified Host Programming Adapter Schematic

While this retrofit example illustrates a means to implementing FLASH on an existing design with minimal hardware changes, some compromises are necessary to meet that end. Some systems may not have a RAM array available as temporary algorithm storage. In those that do, it may not be feasible to use a shadow RAM because these devices are available only from a limited number of suppliers. For these situations, it may be necessary to implement the techniques described for the SBC design which would require additional hardware modifications. These trade-offs must be examined by the system designer to determine the best and most cost-effective route to upgrade their system.

Conclusion

The systems and techniques described in this application note demonstrate the feasibility of implementing an external FLASH memory system in a M68HC11 design with minimal hardware/firmware overhead. Since the FLASH support is virtually transparent to the MCU normal mode, it requires a minimum of effort on the part of firmware designers to avoid resource conflicts. In addition, firmware and data updates are straightforward and can be accomplished using a simple terminal program running on the host PC.

AN1753

Program Listings

Host Interface Reset Controller — Listing 1

```
"6805"
1
              PROC
2
       3
5
       ; flash mode controller for the FFlash programming system.
6
7
       ; Using 4 buttons, this system controls the reset, moda/b,
8
       ; vpp, and communications switching.
9
10
       ; RESET(PA3/~IRQ): when a target reset is sensed:
11
       ;NORM: no action
12
       ; PGM: for 300 ms after ~reset is released, close
13
              the SHORT connection to feed back the MCU
14
              break signal. Use the ~irq to detect the
15
              falling edge of ~reset.
16
17
       ; VPP(PA0):
              PGM: This switch toggles the ~vppen signal (PB1).
18
19
              NORM: switch has no effect.
20
21
       ; MODE(PA1): Toggles the MODA/B signal (PB0) between logic 0
              and hi-z. Any activity on this input also disables
22
23
              Vpp. MODA/B = 0 is PGM mode...MODA/B = hi-z is NORM
       ;
24
              mode.
25
26
       ; MONITOR(PA2):
27
              PGM: this switch has no effect
28
              NORM: This switch cycles through three states:
29
              mode SHORT txm
                                 OPEN
                                        rxm
30
                            I/O:
                                           0
31
                            mon TX:
                                                 1
                                                        0
                                                              0
32
                                           0
                                                 0
                                                        0
                                                              1
                            mon RX:
33
                            PGM reset:
                                           1
                                                 1
                                                        0
                                                              0
34
                            PGM mode:
                                                 1
                                                        1
                                                              0 (same as I/O)
35
36
              I/O is for normal communications with the target.
37
              mon TX monitors info originating FROM target.
38
              mon RX monitors info directed TO target.
39
              The state status is saved so that after entering PGM
40
              mode and returning to NORM mode, the state setting is
41
              restored to the last selected.
42
43
      ; POR:
```

```
44
             On power-up, the port initialization is as follows:
45
             PB0 = inputno pull-downs
             PB1 = 1
46
      ;
47
             pulldown req
48
      ;
             PA0 = input
49
      ;
             PA1 = input
50
            PA2 = input
51
            PA3 = input 1
      ;
52
             PA4 = 0
                                         ( = 0 )
      ;
                          n/a
53
      ;
             PA5 = 1
                          n/a
                                         ( = 0 )
54
             PA6 = 1
                          n/a
                                         ( = 0 )
             PA7 = 0
55
                                         ( = 0 )
                          n/a
56
      57
58
59
              ;Thu, Dec 5, 1996, 11:14
60
                    INCLUDE
61
                             "a.equ"
188
                    ORG
                          MOR
189
                    FCB
                          LEVEL LVIE | SWAIT ; mask option register settings
190
191
                    ORG
                          ROM
192
193 0200
        9C ENTRY RSP
                                                   ; reset stack
194 0201
        A608
                                                   ; set the pull-downs
                   LDA
                          #restarg
195 0203
         B710
                   STA
                          PDRA
                          #modab
196 0205
        A601
                   LDA
197 0207 B711
                   STA PDRB
198 0209
        A602
                   LDA #vppen
                                                  ; set DDRs
199 020B
                   STA
        B701
                          IDRB
200 020D
        B705
                   STA
                          IDDRB
201 020F
        A660
                   LDA #OPEN txm
202 0211
                          IDRA
        B700
                   STA
203 0213
         B7E2
                   STA
                          MONREG
                                                   ; init monitor register
204 0215 A6F0
                        #rxm|OPEN|txm|SHORT
                   LDA
205 0217
        в704
                          IDDRA
                   STA
206 0219
         A603
                   LDA
                          #RT1 | RT0
                                                   ; set the RTI timer, 65.5ms,
                                                   ; NO RTI
207 021B
         В708
                   STA
                          TSCR
208 021D
         A682
                   LDA
                          #IRQE | IRQR
                                                ; enable irq
209 021F
                    STA
         B70A
                          ISCR
210 0221
                    CLI
                                                  ; enable ints
         9A
211
212 0222
        01050C TOP BRCLR MODAB, IDDRB, :01
                                                  ; skip vpp if normal mode
213 0225
        AD52
                    BSR
                          VPPSW
214 0227
         2408
                    BCC
                                                  ; no switch
                          :01
215 0229
                          IDRB
         B601
                   LDA
216 022B
         A802
                   EOR
                                                   ; toggle VPP
                          #vppen
                         #~modab
                                                   ; always leave this one = 0
217 022D
         A4FE
                   ND
218 022F
         B701
                   STA
                          IDRB
```

MOTOROLA 23

```
219 0231 AD57 :01
                  BSR MODSW
220 0233
        2421
                   BCC
                         :02
                                                 ; no mode switch
221 0235 A602
                  LDA
                                                  ; disable VPP
                         #vppen
222 0237 B701
                   STA IDRB
                  LDA
223 0239 B605
                         IDDRB
                                                 ; toggle mode
224 023B
        A801
                  EOR
                        #modab
225 023D B705
                  STA
                         IDDRB
                  BRSET MODAB, IDDRB, dopgmrst
226 023F 000506
                                              ;skip mon restore if PGM mode
227 0242 B6E2
                  LDA
                         MONREG
                                                  ; restore monitor setting
228 0244 B700
                   STA
                         IDRA
229 0246 200E
                   BRA
                         :02
230
        dopgmrst
231 0248
232 0248 1700 BCLR RESTARG, IDRA
233 024A 1604
                  BSET RESTARG, IDDRA
                                                ; force retarg low to..
234 024C 9D
                   NOP
                                                  ; ..autotrip the target reset
235 024D
        9D
                   NOP
236 024E 9D
                   NOP
237 024F 9D
                 NOP
238 0250
        9D
                   NOP
239 0251 9D
                   NOP
240 0252 A660
                   LDA
                          #txm | OPEN
                                                ; set I/O mode
241 0254 B700
                   STA
                         IDRA
242 0256 0005C9 :02 BRSET MODAB, IDDRB, TOP
                                                 ; skip mon if PGM mode
243 0259 AD3E
                  BSR
                         MONSW
                                                 ; monitor switch?
244 025B 24C5
                  BCC
                         TOP
                                                  ; no,
                  LDA IDRA
245 025D B600
                  AND #txm|OPEN|SHORT|rxm
246 025F A4F0
247 0261 A160
                  CMP #txm OPEN
                                                  ; no,
249 0265 A610
                  LDA #rxm
                                                  ; set state 2
250 0267 200A
                   BRA
                         doall
251
252 0269 A110 not1 CMP
                        #rxm
                                                 ; is state 2?
253 026B 2604
                       not2
                  BNE
                                                 ; no,
254 026D
         A640
                   LDA
                         #txm
                                                  ; set state 3
255 026F
         2002
                   BRA
                         doall
257 0271
            not2
                                                 ; is state 3?
258
             ;
                   CMP #txm
259
                   BNE not3
                                                 ; no,
260 0271
        A660
                   LDA
                          #txm | OPEN
                                                 ; set state 1
261 0273
        B700 doall STA
                         IDRA
262 0275 B7E2
                   STA
                         MONREG
263 0277 20A9
                   BRA
                         TOP
264
265
                   ; the xxxSW routines test for switch closure (with debounce).
266
                   ; On return, C = 0 no switch -- C = 1, switch cycled.
267
268
269 0279 01000C
                   VPPSW BRCLR vPPON, IDRA,:04
270 027C AD2A
                         BSR dly20ms
```

271 0 272 0 273 0 274 0 275 0 276	281 284 286	010007 0000FD AD22 99 81	:03	BRCLR BRSET BSR SEC RTS	vPPON, IDI	RA,:04 vPPON,IDRA, dly20ms	:03
277 0 278 0 279		98 81	:04	CLC RTS			
280 0 281 0 282 0	28D	0300FB AD19 0300F6	MODSW	BRCLR BSR BRCLR		<pre>MODE, IDRA,: dly20ms MODE, IDRA,:</pre>	
283 0 284 0 285 0 286 0 287	295 297	0200FD AD11 99 81	:05	BRSET BSR SEC RTS		MODE, IDRA,: dly20ms	05
288 0 289 0 290 0	29C	0500EC AD0A 0500E7	MONSW	BRCLR BSR BRCLR		MONITOR, IDR dly20ms MONITOR, IDR	
291 0 292 0 293 0 294 0 295 296 297	2A1 2A4 2A6	0400FD AD02 99 81	:06	BRSET BSR SEC RTS ;		MONITOR, IDR dly20ms	
298 299 0	2A8	A614	dly20ms		#20	-	
300 0 301 0 302 0 303 0 304	2AC 2AD	AD04 4A 26FB 81	:07	BSR DECA BNE RTS	dly1ms :07		
305 0 306 0 307 0	2B2	AEA6 9D 9D	dly1ms :08	LDX NOP NOP	#166		; set count for 1ms (@2mhz) ; delay 12~ per count
308 0 309 310	2B4	2046	;	BRA BRA	newdly1:09		; patch in a fix for mslval
311 0 312 0 313 0 314 315	2B7	5A 26F9 81	:09	DECX BNE RTS ;	:08		
316 317				; RTI	I does the	e ~~1 sec tir	mer.
318 0 319 0 320 0 321 0	2BC 2BE	B608 AA04 B708 3AE0	RTII	LDA ORA STA DEC	TSCR #RTIFR TSCR prescaler		; reset flag

MOTOROLA 25

```
322 02C2 260B
                          BNE :10
                                                  ; not sec yet,
        A60F
323 02C4
                          LDA #psval
324 02C6 B7E0
                          STA prescaler
325 02C8 B6E1
                         LDA TIMER1
326 02CA
        2703
                          BEQ
                               :10
                                                ; no value to decrement,
327 02CC
        4A
                         DECA
328 02CD B7E1
                          STA
                              TIMER1
                                                ; new timer value
329 02CF 80
                   :10 RTI
330
331
332
                          ; operate the reset detect alg.
333
334 02D0
         010504
                    IRQI BRCLR MODAB,IDDRB,:11 ; skip reset if normal mode
335 02D3 A6C0
                          LDA #SHORT txm
336 02D5 B700
                          STA IDRA
337 02D7 CD02A8
                    :11
                          JSR dly20ms
338 02DA
                         BCLR RESTARG, IDDRA
        1704
                                               ; force reset sw = input
                :12 BRCLR RESTARG, IDRA, :12
339 02DC 0700FD
340 02DF 01050F
                         BRCLR MODAB, IDDRB, nopgm ; skip reset if normal mode
341 02E2
         A61E
                          LDA #30
                                                  ; delay 600ms
342 02E4 B7E3
                          STA
                              TEMP
343 02E6 CD02A8
                   :13 JSR dly20ms
344 02E9 3AE3
                              TEMP
                          DEC
345 02EB 26F9
                          BNE
                              :13
346 02ED A660
                          LDA #OPEN txm
347 02EF B700
                          STA IDRA
348 02F1 CD02A8
                   nopgm JSR dly20ms
349 02F4 A682
                          LDA #IRQE | IRQR
350 02F6 B70A
                          STA ISCR
351 02F8 80
                         RTI
```

FPGA HDL Listing — Listing 2 TITLE 'HC11 bank expander PATTERN indexer.PDS REVISION 1.1 AUTHOR Joe Haas COMPANY DATE 17 November 1996 DATE 12 November 1996 - Creation Tue, Dec 17, 1996, 14:42 Removed fLAT.SETF and fLAT.RSTF equations (were invalid) ; changed lefck to active hi design verified in-circuit by logic analyzer CHIP bank_logic11 MACH215 ;PIN gnd PIN 7..2 D[5..0] PAIR fLAT[5..0] 10 A[11] PIN COMB PIN 11 A[10] COMB ;PIN 12 gnd PIN 13 A[9] COMB A[15] 15 PINCOMB A[14] PIN14 COMB A[13] PIN COMB A[12] PIN 8 COMB 21..16 rA[18..13] PIN LAT 22 ;PIN VCC ;PIN 23 gnd 24 /rcs COMB PIN25 /acs PIN COMB lea 26 PINCOMB /rec PIN27 COMB /iocs0 PIN 28 COMB /iocs1 PIN 29 COMB 30 /WR PINCOMB PIN 31 /RWO COMB PIN 32 E COMB PIN33 RW COMB ;PIN 34 gnd PIN 35 lefck COMB PΙ 36 lef COMB PIN 42..37 fA[18..13] COMB 43 /fcs COMB PIN 44 VCC fLAT[5..0] NODE LAT DOE COMB NODE **EQUATIONS** RWO = RWWR = /RW * E

MOTOROLA 27

```
RWO.TRST = VCC
WR.TRST = VCC
D[5..0] = (/A[15] * /A[14] * /A[13] * /A[12] * /A[11] * /A[10] * A[9] * E * RW) *
fLAT[5...0] +
         (/A[15] * /A[14] * /A[13] * /A[12] * /A[11] * A[10] * /A[9] * E * RW) *
DOE = (/A[15] * /A[14] * /A[13] * /A[12] * /A[11] * /A[10] * A[9]) +
      (/A[15] * /A[14] * /A[13] * /A[12] * /A[11] * A[10] * /A[9])
D[5..0].TRST = DOE * E * RW
fLAT[5..0] = D[5..0]
fLAT[5...0].CLKF = lefck
lef = /A[15] * /A[14] * /A[13] * /A[12] * /A[11] * /A[10] * A[9] * E * /RW
lef.TRST = VCC
fA[18..15] = A[15] + fLAT[5..2]
fA[14] = (A[14] * A[15]) + (/A[15] * fLAT[1])
fA[13] = (A[13] * A[15]) + (/A[15] * fLAT[0])
fA[18..13].TRST = VCC
fcs = A[15] * E + /A[15] * /A[14] * A[13] * E
fcs.TRST = VCC
rA[18..13] = D[5..0]
rA[18..13].CLKF = /A[15] * /A[14] * /A[13] * /A[12] * /A[11] * A[10] * /A[9] * E * /RW
rA[18...13].SETF = gnd
rA[18...13].RSTF = qnd
rA[18..13].TRST = VCC
rcs = /A[15] * A[14] * /A[13] * E
rcs.TRST = VCC
acs = /A[15] * A[14] * A[13] * E
acs.TRST = VCC
iocs0 = /A[15] * /A[14] * /A[13] * /A[12] * A[11] * A[10] * /A[9] * E
iocs1 = A[15] * A[14] * A[13] * A[12] * A[11] * A[10] * A[9] * E
iocs0.TRST = VCC
iocs1.TRST = VCC
lea = /A[15] * /A[14] * /A[13] * /A[12] * /A[11] * A[10] * A[9] * E * /RW
rec = /A[15] * /A[14] * /A[13] * /A[12] * A[11] * /A[10] * /A[9] * E * RW
lea.TRST = VCC
rec.TRST = VCC
```

FLASH Algorithm Listing — Listing 3

```
PROC
                                       "68HC11"
                     ROMON EQU
2
      = FFFF
                                       ~0 ; development trap
3
                    4
5
                        FF-FLASH programmer firmware for 68HC711E9
6
                        Written by: Joseph M. Haas Originated Feb-05-93
7
                       Revision MEZ-11 Retrofit Jun-30-95
                    ; *****************
8
9
                    ;**** Revision History ****
10
                    ; added BANK command to allow access to multi-megabit device
12
                    ; in 64K banks.
                    ;u3hilim now stores al8..12. all references to Al6 now deal
13
                    ; with a18..16
14
                    ;eflas now handles multi-megabit devices...technically
                    ; abandoned u3hi and u5hi
                    ;added COPON/OFF commands
15
16
                    ; ****************
17
                       END OF REVISION HISTORY
18
19
                       Last release date: Fri, Jun 30, 1995, 16:05
20
1443
                         ;
1444
1445
                         ; REDbyt gets byte in (B) from (X) addr of target device
1446
1447 D742
                   REDbyt
1448 D742 3C
                         PSHX
1449 D743 8D07
                         BSR
                                       bytSET
                                                  ; set addr
1450 D745 BDD81D
                                       adrFLA
                         JSR
1451 D748 E600
                                       0,X
                                                  ; get EPROM
                         LDAB
1452 D74A
                         PULX
                         RTS
1453 D74B 39
1454
1455
                         ; bytSET sets the bank addr bits for the current device
1456
1457
1458 D74C
                    bytSET
                                                  ; check devtyp
                                  DEVwin
1459 D74C D639
                         LDAB
1460 D74E
        C160
                         CMPB
                                   #U4win
1461 D750
          260C
                         BNE
                                  bytSU
1462
1463 D752
         9C17
                   bytSU4CPX
                                  HiLim+1
                                                ; use hilim for address limit
                                                  ; test
1464 D754
          2302
                         BLS
                                  :64
                                                  ; yes,
         0D
1465 D756
                    byter SEC
                                                  ; set address err
1466 D757 39
                        RTS
1467
```

AN1753

1468 D758 1469 D75A 1470 D75C 1471 D75D 1472	9C14 25FA 0C 39	:64	CPX BLO CLC RTS	LoLim+1 byter	; is out of flash? ; yes,
1472 1473 D75E		bytSI	J		<pre>; set SPBNK bits A unused on ; entry</pre>
1474 D75E 1475 D75F 1476 D761 1477 D763 1478 D764 1479 D766 1480 D767 1481 D768 1482 D769 1483 D76A 1484 D76B 1485 D76D 1486 D76F 1487 D770 1488 D772 1489 D775 1490 D776	3C C120 2716 8F 84E0 44 44 44 44 D62F C4F8 1B 972F B70400 8F 38		PSHX CMPB BEQ XGDX ANDA LSRA LSRA LSRA LSRA LSRA LSRA STAA STAA XGDX PULX	#U3win :65 #%11100000 FBANK #%11111000 FBANK rbank	; entry ; is U3? ; yes, ; DO MEZ-11 U5 BANKS ; mask hi addrs
1491 D777 1492 D778 1493	0C 39		CLC RTS		
1494 D779 1495 D77A 1496 D77B 1497 D77C 1498 D77D	8F 49 49 49	:65	XGDX ROLA ROLA ROLA ROLA		; DO MEZ-11 U3 BANKS
1499 D77E 1500 D780 1501 D782 1502 D784 1503 D785 1504 D787 1505 D78A 1506 D78B 1507 D78C 1508 D78D 1509 1510	8407 D62F C438 1B 972F B70200 8F 38 0C 39		ANDA LDAB ANDB ABA STAA STAA XGDX PULX CLC RTS ; ; PGMbyt p	#%00000111 FBANK #%00111000 FBANK fbank rograms, verifies	; mask hi addrs byte in (A) at device addr (X)
1512 1513 D78E 1514 D78F 1515 D792 1516 D794 1517 D796	3C BDD81D C6C0 E700 183C	Verif	JSR LDAB STAB PSHY	PSHX adrFLA #flaPV 0,X	; flash pgm verify ; send data to target

30 MOTOROLA

1518	D798	1838		PULY			
1519	D79A	01		NOP			
1520	D79B	01		NOP			
1521	D79C	01		NOP			
1522	D79D	01		NOP		;	$\sim =5+6+(2*4)=17 = 8.5uS$
1523	D79E	E600		LDAB	0,X	;	get data
1524	D7A0	11		CBA		;	compare device to orig
1525	D7A1	38		PULX			
1526	D7A2	39		RTS			
1527							
1528							
1529	D7A3	0F	PGMby	t	SEI		
1530	D7A4	12288004		BRSET	FLAG2, FFSKIQ,:66	;	no \$FF skip allowed
1531	D7A8	81FF		CMPA	#\$FF		do \$FF skip?
1532	D7AA	272A		BEQ	FFskip		yes,
1533	D7AC	37	:66	PSHB	-		-
1534	D7AD m			BOOTOF		;	turn off bootrom
1535	D7AD	8D9D		BSR	bytSET		test addr
	D7AF	2408		BCC	:67		
1537	D7B1	142720		BSET	PGMER, DAE	;	address error
1538	D7B4	BDD9F3		JSR	FLASHon		flash error led
1539		201C		BRA	PGMqq		
1540	2.2.	2020		2111	2 0.1.44		
1541	D7B9		:67				
1542	D / D /		;	STAA	0,X	;	write byte
1543	D7R9	C619	,	LDAB	#25		set cycle count
1544		D721		STAB	TMP2	•	see equite
	D7BD	D639		LDAB	DEVwin	;	is U3?
1546		C120		CMPB	#U3win	,	15 03.
1547		2704		BEQ	:68	:	yes,
	D7C1	C601		LDAB	#1	,	yes,
1549		D721		STAB	TMP2	:	set all others for 1 cycle
	D7C3	8D10	:68	BSR	Prog1		prog pulse 1ms
1551		11	• 00	CBA	11091		verify byte
	D7CA	2709		BEQ	:69		is ok,
1553		7A0021		DEC	TMP2		next cycle
1554		26F6		BNE	:68		not done,
	D7D1 m	2010	PGMer:		BOOTON		turn on bootrom
1556		33	PGMCI.	PULB	BOOTON	′	culli oli bootiolii
	D7D1 D7D2	0D					got byto orr
	D7D2 D7D3	0E		SEC CLI		′	set byte err
		39					
1559	D/D 4	39		RTS			
1560	חלטב		•60				
1561			:69				
1562			PGMqq	роошом			house on books.
	D7D5 m	2.2		BOOTON		į	turn on bootrom
1564		33	·	PULB		_	-1
1565		0C	FFski			;	ok exit
1566		0E		CLI			
1567	8עו/'ע	39		RTS			
1568				;			

MOTOROLA 31

```
1569
                               ;
1570
                               ; Progl writes (a) to the current device
1571
                        Prog1 BSET
                                         FLAG, ms1
                                                            ; set for 1ms
1572 D7D9
            140020
1573 D7DC
            D639
                        ProgX LDAB
                                         DEVwin
                                                            ; is U3?
1574 D7DE
            C120
                              CMPB
                                         #U3win
1575 D7E0
            2603
                              BNE
                                         :70
                                                            ; no,
1576 D7E2
            8D11
                              BSR
                                         wrFLA
1577 D7E4
            39
                              RTS
1578
1579 D7E5
            8D01
                        :70
                              BSR
                                         wrRAM
                                                            ; do U4/5
                              RTS
1580 D7E7
            39
1581
                               ;
1582
1583
                               ; wr?? is a collection of routines that handle the
1584
                               ; programming operations of all supported devices.
1585
                               ; devices that subscribe to the multi pulse programming
                              ; will return w/ C = 0. single write devices (ie., rams)
1586
                              ; return w/ (B) = read of pgm'd byte (for verify).
1587
1588
                               ; A=data, X=addr
1589
                                                            ; save addr
1590 D7E8
            3C
                        wrRAM PSHX
1591 D7E9
                                                           ; set write address
            8D32
                              BSR
                                         adrFLA
1592 D7EB
            A700
                              STAA
                                         0,X
                                                           ; send data to target
                                                           ; clear bus
1593 D7ED
           D600
                              LDAB
                                         $0
1594 D7EF
           D647
                              LDAB
                                         $47
1595 D7F1
            E600
                                         0,X
                                                           ; read data for verify
                              LDAB
1596 D7F3
            38
                              PULX
                                                            ; restore addr
1597 D7F4
            39
                              RTS
1598
1599
1600 D7F5
                        wrFLA PSHX
                                                            ; save addr
            3C
1601 D7F6
            8D25
                              BSR
                                         adrFLA
                                                            ; set write address
1602 D7F8
            C640
                                         #flaPG
                                                            ; flash pgm cmd
                              LDAB
1603 D7FA
            E700
                              STAB
                                         0,X
                                                           ; send data to target
1604 D7FC
            16
                              TAB
1605 D7FD
                                         0,X
                                                           ; send data to target
           E700
                              STAB
1606 D7FF
            C609
                              LDAB
                                         #9
                                                            ; delay 12us
1607 D801
            5A
                        :71
                              DECB
                                         :71
1608 D802
            26FD
                              BNE
1609 D804
            C6C0
                              LDAB
                                         #flaPV
                                                            ; flash pgm verify
1610 D806
            E700
                              STAB
                                         0,X
                                                            ; send data to target
1611 D808
            183C
                              PSHY
1612 D80A
           1838
                              PULY
1613 D80C
            01
                              NOP
1614 D80D
                              NOP
1615 D80E
                              NOP
           0.1
1616 D80F
                                                            \approx -5+6+(2*4)=17 = 8.5uS
            01
                              NOP
1617 D810
            E600
                              LDAB
                                         0,X
                                                            ; get data
1618 D812
            38
                              PULX
                                                            ; restore addr
1619 D813
            39
                              RTS
```

1620						
1621	D814	3C	FLwrR	M PSHX		
1622	D815	8D06		BSR	adrFLA	; set phys address
1623	D817	C600		LDAB	#flaRM	; set for read mem mode
1624	D819	E700		STAB	0,X	; send data to target
1625	D81B	38		PULX		
1626	D81C	39		RTS		
1627				;		
1628				;		
1629				; adrFLA m	noves addr in (X)	to window @ selected device:
1630				; U3:	\$2000-3FFF	%00100000 = U3win
1631				; U4:	\$6000-7FFF	%01100000 = U4win
1632				; U5:	\$4000-5FFF	%01000000 = U5win
1633				; files t	that program these	e devices must start @ \$0000
				; and pro	oceed	
1634				; to \$FFF	F.	
1635						
1636	D81D	36	adrFLA	PSHA		
1637	D81E	8F		XGDX		
1638	D81F	841F		ANDA	#%00011111	; mask hi addrs
1639	D821	9A39		ORAA	DEVwin	; combine window mask
1640	D823	8F		XGDX		; back to X
1641	D824	32		PULA		
1642	D825	39		RTS		

References

Motorola's HC05/08 Website:

http://www.mcu.motsps.com/index.html

AN1753

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights or the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution, P.O. Box 5405, Denver, Colorado 80217, 1-800-441-2447 or 1-303-675-2140. Customer Focus Center, 1-800-521-6274

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan. 03-5487-8488 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd., 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298 Mfax™, Motorola Fax Back System: RMFAX0@email.sps.mot.com; http://sps.motorola.com/mfax/;

TOUCHTONE, 1-602-244-6609; US and Canada ONLY, 1-800-774-1848

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.

© Motorola, Inc., 1998

