

Motorola Semiconductor Engineering Bulletin

EB266

Unexplained Three-Stating of the Address Bus on M68300 and M68HC16 Devices

By Charles Melear
Austin, Texas

Introduction

Some users of the devices in the M68300 and M68HC16 Families have observed that the devices appear to halt operation and go into a three-stated condition. This condition appears to occur either randomly or occur in a certain block of code, but not at a certain instruction in that block of code.

General Information

This problem is often caused by improperly configuring the data bus at the release of RESET.

In particular, chip select line 0 (CS0) can assume one of three different functions. This line can be configured as:

- A 16-bit chip select
- An 8-bit chip select
- A bus request (BR)



However, at the release of reset, this line can only assume the function of a 16-bit chip select or bus request.

Many designers rely on the internal pullup devices on the data bus to hold the respective data bus pins high during reset. This, in general, is not a good practice. Sometimes the pullup device fails to maintain a data bus pin at a logic 1 during the time RESET is asserted.

Obviously, when RESET is released, the data bus pin may be interpreted as a logic 0 instead of a logic 1. The implication for the data bus 1 pin is that it will cause the CS0 pin to be configured as BR instead of a 16-bit chip select.

Even if this scenario occurs, the BR pin may float to a logic 1 condition where it will have no effect. Because of capacitive coupling and noise, the BR pin may be driven to a logic 0. At this time, the MCU will halt, three-state its address/data bus structure, and wait until the BR pin is driven (or floats) back to a logic 1 condition.


The problem can be alleviated by simply pulling up the data bus 1 pin with a 10-K resistor.

NOTE: *For all the specification purists, putting a resistor on a data bus pin degrades performance at higher frequencies. However, many designers use resistive pullups without significant, practical effects.*

Another method for solving the problem of the CS0 line inadvertently being configured as BR is to put a pullup resistor on the CS0 line and then have software explicitly write to the chip-select pin assignment register to configure CS0 as BR. If the CS0 line is accidentally configured as BR at the release of RESET, the pullup resistor will keep the BR line from floating to a logic 0, thus three-stating the data bus.


The preferred method for asserting data bus pins during reset involves driving the data bus with an active driver. A circuit to perform this function is shown in [Figure 1](#).

While this method does require external circuitry, it is certainly recommended when high levels of noise may be encountered or when high reliability of operation is an overriding concern. There is a hold time requirement of 5 ns after the release of reset for a data bus pin to be recognized reliably at a particular logic level.



NOTE: THIS CIRCUIT PROTECTS MEMORY ACCESSES THAT ARE CURRENTLY IN PROGRESS. THAT IS, IF THE RESET PIN IS ASSERTED DURING AN EXTERNAL MEMORY ACCESS, THE OUTPUTS OF THE 74HC244'S CANNOT BE TURNED ON UNTIL THE EXTERNAL MEMORY IS COMPLETED, THUS PREVENTING THE CORRUPTION OF DATA BEING WRITTEN TO THE EXTERNAL MEMORY DEVICE. IF THIS IS NOT A CONCERN TO THE SYSTEM, THEN THE RESET PIN CAN SIMPLY BE TIED DIRECTLY TO THE OE PINS OF THE 74HC244.

Figure 1. Circuitry to Drive Data Bus Pins during $\overline{\text{RESET}}$ Assertion

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution, P.O. Box 5405, Denver, Colorado 80217.

1-800-441-2447 or 1-303-675-2140. Customer Focus Center, 1-800-521-6274

JAPAN: Motorola Japan Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shinagawa-Ku, Tokyo, Japan, 03-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd., Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate,

Tai Po, New Territories, Hong Kong, 852-26629298

Mfax™, Motorola Fax Back System: RMFAX0@email.sps.mot.com; <http://sps.motorola.com/mfax/>;

TOUCHTONE, 1-602-244-6609; US and Canada ONLY, 1-800-774-1848

HOME PAGE: <http://motorola.com/sps/>

Mfax is a trademark of Motorola, Inc.



MOTOROLA

© Motorola, Inc., 1999

EB266/D