

**EB414**

# Low Power Write Enable Generation for M68300 Family Microprocessors

By Mark Taylor,  
RISC Applications,  
Motorola Ltd.,  
East Kilbride, Scotland

Dynamic bus sizing support circuitry is normally implemented using PALs. However for battery-powered applications, these devices can draw unacceptable amounts of power. The circuit presented here implements byte write enable functions for a 16-bit processor/memory combination, using just two<sup>1</sup> low power 74HCTTL devices.

16-bit Dynamic bus sizing makes use of 5 processor signals<sup>2</sup> that implement a protocol for exchanging information about the external port size, base address, and bytes remaining to be transferred.

SIZ1 and SIZ0 indicate the number of bytes remaining for transfer. DSACK1 and DSACK0 indicate port width to CPU (Fixed, 16-bit memory). A0 indicates the base address for transfer.


SIZ1	SIZ0	A0	Transfer Type	Y	UWE	LWE
0	0	0	long word, aligned	0	0	0
0	0	1	long word, misaligned	X	1	1
0	1	0	byte, aligned	2	0	1
0	1	1	byte, misaligned	3	1	0
1	0	0	word, aligned	4	0	0
1	0	1	word, misaligned	X	1	1
1	1	0	3 bytes, aligned	X	0	0
1	1	1	3 bytes, misaligned	X	1	1

**Table 1.** Dynamic Bus Sizing Signals and Circuit Outputs  
(X represents the "don't care" state)

The left three columns in the above table show CPU outputs that indicate size and base address of the transfer taking place. In the dynamic bus sizing circuit, these three signals are fed to the address inputs of a 74HC138 decoder, resulting in a uniquely decoded signal representing each state (shown in the 'Y' column). After generating the Y outputs, it is simply a matter of using combinatorial logic to generate the required upper and lower byte write enables.  $R/\overline{W}$  (inverted, which may require an additional device if one is not present in the circuit),  $\overline{CSx}$ , to ensure operation only when memory is being addressed, and  $\overline{DS}$  to ensure correct memory write timings.

- Three devices may be required, as the circuit uses an inverted version of the  $R/\overline{W}$  signal. It is assumed that an inverter or inverted version of  $R/\overline{W}$  will be available elsewhere in the design.
- Refer to the relevant processor data books for a full description of dynamic bus sizing and the signals involved.





**Figure 1.** Dynamic Bus Sizer Circuit Diagram

The output signals are conditioned with Data Strobe, a Chip Select, and Read/Write, to ensure that the decoder is only enabled when the cycle is a write<sup>3</sup>, Chip Select is asserted, and Data Strobe<sup>4</sup> is asserted.

The circuit in Figure 1 has been built and tested in a MC68340-based computer.


If the above circuit is to be implemented, please ensure that memory timing requirements are adhered to. Should they be violated, the circuit may still function, but with reduced reliability. The critical timing path through the above circuit is  $tP(74HC138) + tP(74HC11)$ , approximately 50ns worst case. Should the delays prove unacceptable, 74AC logic would reduce the overall delay to approximately 18ns max.

For SRAM-based designs, the processor Chip Select signals can be programmed to generate internal DSACK signals. For such circuits, the above design can be used 'as-is'. For DRAM designs which require external DSACK generation, this circuit would have to be incorporated into the DRAM controller design.

<sup>3</sup>. Dynamic Bus Sizing is only required for write cycles

<sup>4</sup>. Data Strobe is not required if Chip Select is programmed to follow Data Strobe timings.

All products are sold on Motorola's Terms & Conditions of Supply. In ordering a product covered by this document the Customer agrees to be bound by those Terms & Conditions and nothing contained in this document constitutes or forms part of a contract (with the exception of the contents of this Notice). A copy of Motorola's Terms & Conditions of Supply is available on request.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

The Customer should ensure that it has the most up to date version of the document by contacting its local Motorola office. This document supersedes any earlier documentation relating to the products referred to herein. The information contained in this document is current at the date of publication. It may subsequently be updated, revised or withdrawn.

**Literature Distribution Centres:**

EUROPE: Motorola Ltd., European Literature Centre, 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.  
ASIA PACIFIC: Motorola Semiconductors (H.K.) Ltd., Silicon Harbour Center, No. 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.  
JAPAN: Nippon Motorola Ltd., 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.  
USA: Motorola Literature Distribution, P.O. Box 20912, Phoenix, Arizona 85036.



**MOTOROLA**



