


M68EML08LN56UM/D  
Rev. 1.0

# M68EML08LN56

## EMULATION MODULE USER'S MANUAL



**MOTOROLA**



# M68EML08LN56

Emulation Module  
User's Manual



Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

Motorola and the Motorola logo are registered trademarks of Motorola, Inc.

Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

---

---

## Revision History

This table summarizes differences between this revision and the previous revision of this emulation module user's manual.

<b>Previous Revision</b>	0.0
<b>Current Revision</b>	Original Release
<b>Date</b>	09/96

## Revision History

# Table of Contents

<b>General Description</b>	Contents . . . . .	9
	Introduction . . . . .	9
	Emulation Components . . . . .	10
	Emulation Module Layout . . . . .	11
	Target Cable Assemblies . . . . .	12
	Connector Information . . . . .	14
	Logic Analyzer Connector Pin Assignments . . . . .	14
	Target Cable Connector Pin Assignments . . . . .	17
<b>Configuration and Operation</b>	Contents . . . . .	21
	Introduction . . . . .	22
	Setting M68EML08LN56 Jumper Headers . . . . .	23
	V <sub>RH</sub> Select Header – W1 . . . . .	24
	Clock Source Select Header – W2 . . . . .	24
	Remaining System Installation . . . . .	25
	Setting Emulation Voltage . . . . .	26
	Setting the On-Board V <sub>RH</sub> Voltage . . . . .	27
	Personality File Usage . . . . .	27
	MC68HC(7)08LN56 Emulation . . . . .	28
<b>Schematics</b>	Contents . . . . .	29
	M68EML08LN56 Schematics . . . . .	29
	M68EML08LN56 Schematics (Sheet 1 of 10) . . . . .	31
	M68EML08LN56 Schematics (Sheet 2 of 10) . . . . .	33
	M68EML08LN56 Schematics (Sheet 3 of 10) . . . . .	35
	M68EML08LN56 Schematics (Sheet 4 of 10) . . . . .	37
	M68EML08LN56 Schematics (Sheet 5 of 10) . . . . .	39
	M68EML08LN56 Schematics (Sheet 6 of 10) . . . . .	41
	M68EML08LN56 Schematics (Sheet 7 of 10) . . . . .	43
	M68EML08LN56 Schematics (Sheet 8 of 10) . . . . .	45
	M68EML08LN56 Schematics (Sheet 9 of 10) . . . . .	47
	M68EML08LN56 Schematics (Sheet 10 of 10) . . . . .	49

## Table of Contents

# General Description

---

## Contents

Introduction . . . . .	9
Emulation Components . . . . .	10
Emulation Module Layout . . . . .	11
Target Cable Assemblies . . . . .	12
Connector Information . . . . .	14
Logic Analyzer Connector Pin Assignments . . . . .	14
Target Cable Connector Pin Assignments . . . . .	17

---

## Introduction

The M68EML08LN56 gives your Motorola development tool the ability to emulate target systems based on MC68HC708LN56 microcontroller units (MCUs). The M68EML08LN56 is designed to be a low-voltage emulator, operating in the 3.0 Vdc to 5.0 Vdc range at maximum rated frequencies per the general release specification.

By substituting a different emulation module (EM), the Motorola development tool can be enabled to emulate other MCUs. Refer to *Motorola's Development Tool Selector Guide*, order number SG173/D, for a complete list of available EMs.

This hardware user's manual explains connection, configuration, and operation information specific to the M68EML08LN56 emulation module. The module can be installed in two Motorola development systems. To configure your M68EML08LN56 for either an MMDS or an MMEVS, follow the instructions given in **Configuration and Operation** on page 21.

In this manual, MMDS0508 and MMEVS0508 are referred to as MMDS.

### Emulation Components

Motorola's complete emulation system consists of the emulation module described in this manual as well as other separately purchased options described in the following paragraphs.

The following items are included with the M68EML08LN56 emulation module:

- **An M68EML08LN56 emulation module (EM)** — The printed circuit board that enables system functionality for MC68HC708LN56 MCUs. The female connectors, on the bottom of the module, mate with male connectors on a development system platform board. The EM also has a connector for the target cable assembly.
- **Configuration software** — 3.5-inch diskette containing personality files for this module.

Separately purchased Motorola modular development tool options include:

- **An MMEVS0508 platform board (M68MMPFB0508)** — The MMEVS is an economical development tool that provides real-time in-circuit emulation. The unit's integrated design environment includes an editor, an assembler, a user interface, and a source-level debugging program.
- **An MMDS05 modular development system (MMDS05)** — The MMDS is a high-performance development tool that has all the capabilities of the MMEVS. In addition, it also has a bus state analyzer and real-time memory windows.
- **Flex cable target assembly** — Refer to [Target Cable Assemblies](#) on page 12 for more information.

User-supplied components include:

- **Host computer** — See the appropriate development tool user's manual for minimum requirements.
- **Power supply** — +5 Vdc is required for the MMEVS.

## Emulation Module Layout


[Figure 1](#) on page 12 shows the layout of the M68EML08LN56. Jumper header W1 selects whether the  $V_{RH}$  voltage is supplied through the target cable assembly or from the variable resistor divider (VR1). Jumper header W2 lets you select the source of the MCU's oscillator.

Connector J1 connects to a logic analyzer. J2 provides a probe point for all input/output ports and other miscellaneous signals. Target connectors J3 and J4 provide the interface to a target system; this connector uses a separately purchased target cable assembly. When you install the M68EML08LN56 on the MMDS05, the target cable passes through the slit in the station module enclosure.

Variable resistor VR1 is used as a voltage divider to supply the  $V_{RH}$ , A/D reference voltage high to the MCU. VR2 controls a voltage regulator for supplying the MCU operating voltage between 3.0 V and 5.0 V. Test point header TP1 is the monitor point for MCU operating voltage adjustment. The MC68HC708LN56 MCU is at location XU2.

DIN connectors P1 and P2 connect the EM and a development system platform board. Connectors P3–P8 allow the user to connect a customer-supplied LCD target PCB. These connectors provide all frontplane and backplane signals.

## General Description



**Figure 1. M68EML08LN56 Emulation Module**

---

## Target Cable Assemblies

To connect the M68EML08LN56 to a target system, you need a separately purchased target cable assembly. Cable assemblies are available for the 144-pin TQFP MCU package.


The target cable connects to the emulator via connectors J3 and J4 on the M68EML08LN56 emulation module. Pin assignments and signal descriptions for connectors J3 and J4 can be found in [Target Cable Connector Pin Assignments](#) on page 17.

[Figure 2](#) on page 13 represents a target cable assembly. An assembly for a 144-pin TQFP package consists of a rigid flex cable with built-in target head adapter. One end of the rigid flex cable plugs onto M68EML08LN56 connectors J3 and J4 with orientation shown in [Figure](#)

- 2.** The other end of the rigid flex cable contains the target head adapter which plugs into the user's target system.

The MCU package in the target system determines the target cable assembly components required:

- For the 144-pin TQFP package, use rigid flex cable M68CBL08LN56. A TQSOKET with guides (M68TQS144SDG1) and a TQPACk (M68TQP144SD1) are included with the rigid flex cable assembly.



**Figure 2. Target Cable Assembly**

### Connector Information

The connectors on the M68EML08LN56 module provide access to the user mode emulation signals (J2, J3, and J4) as well as select internal signals (J1). Connector J1 is used to connect to a logic analyzer. Connector J2 is used as a probe point for all MCU I/O signals. Connectors J3 and J4 are used for a cable interface to a user's target system.

#### Logic Analyzer Connector Pin Assignments

**Figure 3** shows the pin assignments for logic analyzer connector J1. This connector provides the emulator easy access to many of the signals used internally. **Table 1** lists signal descriptions for this connector.

		J1
NC	1	● ●
NC	3	● ●
LA11	5	● ●
LA10	7	● ●
LA9	9	● ●
LA8	11	● ●
LA7	13	● ●
LA6	15	● ●
LA5	17	● ●
LA4	19	● ●
LA3	21	● ●
LA2	23	● ●
LA1	25	● ●
LA0	27	● ●
LR/W	29	● ●
NC	31	● ●
NC	33	● ●
NC	35	● ●
+5V	37	● ●
RESET	39	● ●
		2 GND
		4 NC
		6 GND
		8 LA12
		10 LA13
		12 LA14
		14 LA15
		16 AD7
		18 AD6
		20 AD5
		22 AD4
		24 AD3
		26 AD2
		28 AD1
		30 AD0
		32 LIR
		34 LBOX
		36 NC
		38 PH2
		40 NC

**Figure 3. Connector J1 Pin Assignments**

**Table 1. Logic Analyzer Connector J1 Signal Descriptions**

Pin	Mnemonic	Signal
1, 3, 4, 10, 12, 14, 31, 33, 35, 36, 40	NC	No Connection
2, 6	GND	GROUND
8, 10, 12, 14	LA12–LA15	LATCHED ADDRESS (Bits 12–15) — MCU latched address bus
5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27	LA11–LA0	LATCHED ADDRESSES (Bits 11–0) — MCU latched address bus
16, 18, 20, 22, 24, 26, 28, 30	AD7–AD0	DATA BUS (Bits 7–0) — MCU multiplexed I/O bus
29	LR/W	LATCHED READ/WRITE — The MCU's write signal is latched and used on the emulator to control emulator memory accesses.
32	LIR	LOAD INSTRUCTION REGISTER — Signal indicating an opcode fetch cycle is in process
34	LBOX	LAST BOX — Active-high signal indicating last cycle of current instruction.
37	5V	+5 Vdc POWER — Connection to the system voltage V <sub>CC</sub>
38	PH2	ANALYZER CLOCK — The latched addresses are valid on the latched address bus at the falling edge of PH2. Also, data is valid on the AD BUS at PH2 falling edge.
39	RESET	RESET — Active-low signal; will be asserted during internally or externally caused resets

## General Description

**Figure 4** shows the pin assignments for connector J2. For pin descriptions, see signal name under **Table 2** on page 19 or **Table 3** on page 20.

J2	
PTC5	1
PTC3	3
PTC1	5
NC	7
PTE6	9
PTE4	11
PTE2	13
PTE0	15
PTA6	17
PTA4	19
PTA2	21
PTA0	23
PTF3	25
PTF1	27
PTD6	29
PTD4	31
PTD2	33
PTD0	35
<u>IRQ1</u>	37
<u>IRQ2</u>	39
NC	41
PTB6	43
PTB4	45
PTB2	47
PTB0	49
	2 PTC6
	4 PTC4
	6 PTC2
	8 PTC0
	10 PTE5
	12 PTE3
	14 PTE1
	16 PTA7
	18 PTA5
	20 PTA3
	22 PTA1
	24 NC
	26 PTF2
	28 PTF0
	30 PTD7
	32 PTD5
	34 PTD3
	36 PTD1
	38 <u>RST</u>
	40 NC
	42 NC
	44 PTB7
	46 PTB5
	48 PTB3
	50 PTB1

**Figure 4. MCU I/O Probe Connector Pin Assignments**

## Target Cable Connector Pin Assignments

**Figure 5** shows the pin assignments for connector J3. **Table 2** on page 19 lists signal descriptions for connector J3.

J3				J3			
GND	1	● ●	2 PTB6	GND	51	● ●	52 PTB2/AN2
GND	3	● ●	4 T-IRQ	PTF3	53	● ●	54 PTE2/TCH2
GND	5	● ●	6 PTD0/MISO1	GND	55	● ●	56 PTB3/AN3
GND	7	● ●	8 GND	PTA1/KBD1	57	● ●	58 PTE4/TCLK
GND	9	● ●	10 PTD2/SS1	GND	59	● ●	60 PTB4
GND	11	● ●	12 NC	PTA5/KBD5	61	● ●	62 PTE6/RXD
NC	13	● ●	14 GND	GND	63	● ●	64 PTB5
GND	15	● ●	16 NC	PTA4/KBD4	65	● ●	66 PTC1
IRQ2	17	● ●	18 PTD5/SS2	GND	67	● ●	68 NC
GND	19	● ●	20 NC	PTA7/KBD7	69	● ●	70 PTC3
T-RST	21	● ●	22 PTD7/MISO2	GND	71	● ●	72 NC
GND	23	● ●	24 NC	PTE1/TCH1	73	● ●	74 PTC5
PTB7	25	● ●	26 PTF0	GND	75	● ●	76 NC
GND	27	● ●	28 GND	PTE3/TCH3	77	● ●	78 NC
PTD1/MOSI1	29	● ●	30 PTF2	GND	79	● ●	80 NC
GND	31	● ●	32 GND	PTE5/TXD	81	● ●	82 NC
PTD3/SCK1	33	● ●	34 PTA0/KBD0	GND	83	● ●	84 NC
GND	35	● ●	36 NC	PTC0	85	● ●	86 NC
PTD4/SCK2	37	● ●	38 PTA2/KBD2	GND	87	● ●	88 NC
GND	39	● ●	40 V <sub>RH</sub>	PTC2	89	● ●	90 NC
PTD6/MOSI2	41	● ●	42 PTA3/KBD3	GND	91	● ●	92 NC
GND	43	● ●	44 PTB0/AN0	PTC4	93	● ●	94 NC
NC	45	● ●	46 PTA6/KBD6	GND	95	● ●	96 NC
GND	47	● ●	48 PTB1/AN1	PTC6	97	● ●	98 BP0
PTF1	49	● ●	50 PTE0/TCH0	GND	99	● ●	100 BP1

**Figure 5. Target Connector Pin Assignments**

## General Description

**Figure 6** shows the pin assignments for connector J3. **Table 3** on page 20 lists signal descriptions for connector J4.

		J4				J4	
FP16	1	● ●	2	GND	BP30	51	● ●
FP18	3	● ●	4	GND	FP13	53	● ●
FP0	5	● ●	6	GND	BP28	55	● ●
GND	7	● ●	8	GND	FP14	57	● ●
BP15	9	● ●	10	GND	BP26	59	● ●
FP21	11	● ●	12	GND	BP14	61	● ●
FP4	13	● ●	14	GND	BP24	63	● ●
FP23	15	● ●	16	FP2	BP13	65	● ●
FP3	17	● ●	18	GND	BP22	67	● ●
FP25	19	● ●	20	FP1	FP15	69	● ●
FP5	21	● ●	22	GND	BP20	71	● ●
FP27	23	● ●	24	FP17	BP12	73	● ●
FP6	25	● ●	26	GND	BP18	75	● ●
FP29	27	● ●	28	FP19	BP11	77	● ●
FP7	29	● ●	30	GND	BP16	79	● ●
FP31	31	● ●	32	FP20	BP10	81	● ●
FP8	33	● ●	34	GND	GND	83	● ●
FP33	35	● ●	36	FP22	BP9	85	● ●
FP9	37	● ●	38	GND	BP7	87	● ●
FP36	39	● ●	40	FP24	BP8	89	● ●
FP10	41	● ●	42	GND	BP5	91	● ●
FP34	43	● ●	44	FP26	BP6	93	● ●
FP11	45	● ●	46	GND	BP3	95	● ●
FP38	47	● ●	48	FP28	BP4	97	● ●
FP12	49	● ●	50	GND	BP2	99	● ●
							100 BP17

**Figure 6. Target Connector Pin Assignments**

**Table 2. Connector J3 Signal Descriptions**

Pin	Mnemonic	Signal
1, 3, 5, 7–9, 11, 14, 15, 19, 23, 27, 28, 31, 32, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99	GND	GROUND
2, 25, 44, 48, 52, 56, 60, 64	PTB6, PTB7 PTB0/AN0 PTB1/AN1 PTB2/AN2 PTB3/AN3 PTB4, PTB5	PORT B (Bits 0–7) – General-purpose I/O lines controlled by software via data direction and data registers Bits 0–3 are shared with the analog-to-digital converter module.
4	T-IRQ	TARGET INTERRUPT REQUEST — Active-low input signal from the target that asynchronously applies an MCU interrupt
6, 10, 18, 22, 29, 33, 37, 41	PTD0/MISO1 PTD2/SS1 PTD5/SS2 PTD7/MISO2 PTD1/MOSI1 PTD3/SCK1 PTD4/SCK2 PTD6/MOSI2	PORT D (Bits 0–7) – General-purpose I/O lines controlled by software via data direction and data registers Bits 0–7 are shared with the two SPI modules.  NOTE: Silkscreen on Rev. 0 PCB is incorrect for PTD4 through PTD7. See <b>Figure 5</b> for correct pinout.
13, 20, 24, 36, 45, 68, 72, 76, 78, 80, 82, 84, 86, 88, 90, 92, 94, 96	NC	No Connection
17	IRQ2	INTERRUPT REQUEST 2 – Active-low input signal from target that asynchronously applies an MCU interrupt 2
21	T-RESET	Active-low bidirectional signal to/from the target system driven low to pull the MCU into reset
26, 30, 49, 53	PTF0, PTF2, PTF1, PTF3	PORT F (Bits 0–3) – General-purpose I/O lines controlled by software via data direction and data registers. These are high-current pins.
34, 38, 42, 46, 57, 61, 65, 69	PTA0/KBD0 PTA2/KBD2 PTA3/KBD3 PTA6/KBD6 PTA1/KBD1 PTA5/KBD5 PTA4/KBD4 PTA7/KBD7	PORT A (Bits 0–7) – General-purpose I/O lines controlled by software via data direction and data registers Bits 0–7 are shared with the keyboard input module.

## General Description

**Table 2. Connector J3 Signal Descriptions**

Pin	Mnemonic	Signal
66, 70, 74, 85, 89, 93, 97	PTC1, PTC3, PTC5, PTC0, PTC2, PTC4, PTC6	PORT 6 (Bits 0–6) – General-purpose I/O lines controlled by software via data direction and data registers
50, 54, 58, 62, 73, 77, 81	PTE0/TCH0 PTE2/TCH2 PTE4/TCLK PTE6/RXD PTE1/TCH1 PTE3/TCH3 PTE5/TXD	PORT E (Bits 0–6) – General-purpose I/O lines controlled by software via data direction and data registers. Bits 0–4 are shared with the timer module. Bits 5 and 6 are shared with the SCI module.  NOTE: Silkscreen on Rev. 0 PCB is incorrect for PTE5 and PTE6 on Rev. 0 PCB. See <b>Figure 5</b> for correct pinout.
98, 100	BP0, BP1	LCD Backplanes
12	OSC1	No Connection
16	OSC2	No Connection
40	V <sub>RH</sub>	Voltage reference high for A/D converter

**Table 3. Connector J4 Signal Descriptions**

Pin	Mnemonic	Signal
1, 3, 5, 11, 13, 15–17, 19–21, 23–25, 27–29, 31–33, 35–37, 39–41, 43–45, 47–49, 52, 53, 56, 57, 60, 64, 68, 69	FP16, 18, 0, 21, 4, 23, 2, 3, 25, 1, 5, 27, 17, 6, 29, 19, 7, 31, 20, 8, 33, 22, 9, 36, 24, 10, 34, 26, 11, 38, 28, 12, 30, 13, 32, 14, 37, 35, 39, 15	LCD Frontplanes
2, 4, 6 – 8, 10, 12, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 83, 86, 90, 94, 98	GND	GROUND
9, 51, 55, 59, 61, 63, 65, 67, 71–73, 75–77, 79–81, 84, 85, 87–89, 91–93, 95–97, 99, 100	BP15, 30, 28, 26, 14, 24, 13, 22, 20, 31, 12, 18, 29, 11, 16, 27, 10, 25, 9, 7, 23, 8, 5, 21, 6, 3, 19, 4, 2, 17	LCD Backplanes

# Configuration and Operation

---

## Contents

Introduction . . . . .	22
Setting M68EML08LN56 Jumper Headers . . . . .	23
V <sub>RH</sub> Select Header – W1 . . . . .	24
Clock Source Select Header – W2 . . . . .	24
Remaining System Installation . . . . .	25
Setting Emulation Voltage . . . . .	26
Setting the On-Board V <sub>RH</sub> Voltage . . . . .	27
Personality File Usage. . . . .	27
MC68HC(7)08LN56 Emulation . . . . .	28

## Introduction

The following paragraphs explain how to configure and use your M68EML08LN56 as part of an MMDS or MMEVS system. For other parts of system installation and configuration, see either the *MMDS05 Operations Manual* (MMDS0508OM/D) or *MMEVS0508 Operations Manual* (MMEVS0508OM/D).

The topics covered in this chapter are:

- **Setting M68EML08LN56 Jumper Headers** on page 23 explains how to set the M68EML08LN56 jumper headers.
- **Remaining System Installation** on page 25 covers the final steps to system installation.
- **Setting Emulation Voltage** on page 26 explains how to adjust the MC68HC708LN56 MCU operating voltage.
- **Setting the On-Board VRH Voltage** on page 27 explains how to adjust the variable voltage for the A/D using the on-board supply.
- **Personality File Usage** on page 27 discusses the personality file used on the M68EML08LN56 board.
- **MC68HC(7)08LN56 Emulation** on page 28 explains special considerations for emulating with this module.


**NOTE:** You can configure an M68EML08LN56 already installed in the system platform board. To do so, remove system power and then follow the guidance of this chapter.

**CAUTION:** Be sure to switch off power before you reconfigure an installed EM. Reconfiguring EM jumper headers with the power on can damage emulation circuits.

## Setting M68EML08LN56 Jumper Headers

Your M68EML08LN56 has two jumper headers – W1 and W2. **Table 4** provides a quick reference for configuration options. Refer to the paragraphs that follow for a more detailed explanation.

**Table 4. Jumper Headers for MMDS/MMEVS**

Jumper/ Switch	Position	Description	Factory Setting
V <sub>RH</sub> Select- W1	TRGT VAR 	Selects a variable voltage divider, controlled by VR1, as the source of the analog-to-digital voltage reference high supply.	X
	TRGT VAR 	Selects a user-supplied voltage, through the target cable, as the source of the analog-to-digital voltage reference high supply.	
Clock Source Select- W2	COMMON 	Selects a user-supplied crystal oscillator circuit as the MCU clock source.	
	COMMON 	Selects the 32.768-kHz canned oscillator located on the EM board at XY2.	X
	COMMON 	Selects the clock originating from the development system platform board. The frequency is controlled by the OSC command and is 4 MHz on power-up.	


## Configuration and Operation

### $V_{RH}$ Select Header – W1

Jumper header W1 controls the source of the analog-to-digital voltage reference high supply. The diagram below shows the factory configuration wherein the fabricated jumper in the VAR position enables the  $V_{RH}$  voltage source to be supplied by the variable resistor VR1.


**NOTE:** *The variable resistor VR1 uses the emulation voltage as its supply. Therefore, adjust the MCU emulation first (see [Setting the On-Board VRH Voltage](#) on page 27) first, then set the  $V_{RH}$  voltage.*

For a target supplied source, the user should configure the jumper to the TRGT position.



### Clock Source Select Header – W2

Jumper header W2 determines the clock-signal source. The diagram below illustrates the jumper header where the pin marked COMMON is always connected to one of the three clock source pins via the fabricated jumper. The default configuration, between CAN and COMMON, selects the 32.768-kHz canned oscillator clock source at board location XY2.



There are two other possible clock sources. To use the one originating from the development system platform, reposition the W2 jumper header

between the MMDS05 and COMMON pins. Then use the system's OSC command to select a frequency.

For a user-supplied crystal source, the user must install components Y1, R13, R14, C37, and C38, and reposition the W2 jumper header between the XTAL and COMMON pins. Consult the schematics sheet 4 for actual component connection.

---

---

## Remaining System Installation

When headers W1 and W2 have been configured, the M68EML08LN56 configuration is complete.

- Ensure that the power to the development tool is off.
- If installing the M68EML08LN56 in an MMDS station module, remove the panel from the station module top.
- Fit together EM connectors P1 and P2 on the bottom of the board and platform board DIN connectors. Snap the corners of the EM onto the plastic standoffs.
- Connect the target cable, if appropriate.
- If installing in an MMDS, replace the panel.


At this point, you are ready to make remaining cable connections, as necessary, and restore power.

For instructions, consult either the *MMEVS05/MMEVS08 Operations Manual* (MMEVS0508OM/D) or the *MMDS05 Operations Manual* (MMDS05OM/D).

### Setting Emulation Voltage

The M68EML08LN56 module has an on-board voltage regulator that can be adjusted to provide low-voltage emulation in the 3.0 V to 5.0 V range. The adjustment for that variable voltage is variable resistor VR2. Test point TP1 is used for connection to a voltmeter during voltage adjustment.


To adjust the MCU operating voltage, first ensure that no target cable is connected to target cable connectors J3 and J4. Then connect a voltmeter across the GND and VMCU pins of test point header TP1 and adjust variable resistor VR2 to the desired voltage level. Make sure that the target system operating voltage is at the newly adjusted level before connecting target signals through the J3 and J4 connectors.



## Setting the On-Board $V_{RH}$ Voltage

The M68EML08LN56 module has an on-board variable supply for the analog-to-digital converter. The adjustment for the voltage divider is done by adjusting the variable resistor VR1. The supply for the resistor is the emulation MCU voltage. The valid voltage for the  $V_{RH}$  is from VMCU to 1.5 V. Pin 2 (center pin) of jumper W1 can be used as a connection to a voltmeter during voltage adjustment.

**NOTE:** *The variable resistor VR1 uses the emulation voltage as its supply. Therefore, adjust the MCU emulation voltage first, then set the  $V_{RH}$  voltage.*



---

## Personality File Usage

Your development system uses a specific personality file for the MCU type being emulated. For example, to emulate an MC68HC(7)08LN56 MCU, the system uses the personality file 0041BVxx.MEM. Debugger software loads this personality file upon power-up.

**NOTE:** *Note that personality file names follow the pattern 00ZZZVxx.MEM, where ZZZ is the EM identifier or MCU name and xx is the version of the file.*

### MC68HC(7)08LN56 Emulation

**NOTE:** *Be aware that if the computer operating properly disable bit (COPD) option in the configuration register \$1F is enabled out of reset, your code must clear the COP watchdog timer counter to avoid a COP reset. The counter is cleared by writing any value at location \$FFFF. This should be the first check when code is not operating as expected.*

The MC68HC08LN56 MCU is emulated on the M68EML08LN56 emulation module. The resident MCU (socket XU2) can be either a ROM device, an MC68HC08LN56, or an EPROM device, an MC68HC708LN56. Because emulation flexibility is optimum when using the EPROM device, the M68EML08LN56 is shipped with an MC68HC708LN56 as the resident MCU.

There are no known differences between the performance of an MC68HC(7)08LN56 MCU run in single-chip operation versus the way certain features perform during emulation.

# Schematics

---

---

## Contents

M68EML08LN56 Schematics .....	29
M68EML08LN56 Schematics (Sheet 1 of 10).....	31
M68EML08LN56 Schematics (Sheet 2 of 10).....	33
M68EML08LN56 Schematics (Sheet 3 of 10).....	35
M68EML08LN56 Schematics (Sheet 4 of 10).....	37
M68EML08LN56 Schematics (Sheet 5 of 10).....	39
M68EML08LN56 Schematics (Sheet 6 of 10).....	41
M68EML08LN56 Schematics (Sheet 7 of 10).....	43
M68EML08LN56 Schematics (Sheet 8 of 10).....	45
M68EML08LN56 Schematics (Sheet 9 of 10).....	47
M68EML08LN56 Schematics (Sheet 10 of 10).....	49

---


---

## M68EML08LN56 Schematics

Refer to the following pages for the 10 sheets of schematics for the M68EML08LN56 emulation module.


## Schematics

M68EML08LN56UM/D — Rev. 1.0





## M68EML08LN56 Schematics (Sheet 2 of 10)



CSIC DEVELOPMENT TOOLS

Title M68EML08LN56 EMULATION MODULE


Size Document Number

B 63BSE90845W REV 3

Date June 7, 1996 Sheet 2 of 10




M68EML08LN56 Schematics (Sheet 3 of 10)






## M68EML08LN56 Schematics (Sheet 4 of 10)






## M68EML08LN56 Schematics (Sheet 5 of 10)






## M68EML08LN56 Schematics (Sheet 6 of 10)






M68EML08LN56 Schematics (Sheet 7 of 10)



M68EML08LN56 Schematics




## M68EML08LN56 Schematics (Sheet 8 of 10)



CSIC DEVELOPMENT TOOLS		
Title	M68EML08LN56 EMULATION MODULE	
Size	Document Number	REV
B	63BSE90845W	3
Date:	June 7, 1996	Sheet 8 of 10




## M68EML08LN56 Schematics (Sheet 9 of 10)



CSIC DEVELOPMENT TOOLS			
Title	M68EML08LN56 EMULATION MODULE		
Size	Document Number		REV
B	63BSE90845W		3
Date:	June 7, 1996	Sheet	9 of 10









Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or  
602-303-5454

**MFAX:** RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609

**INTERNET:** <http://Design-NET.com>

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan.  
03-81-3521-8315

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



**MOTOROLA**

---

M68EML08LN56UM