AN1770

In-Circuit Programming of FLASH Memory in the MC68HC908GP20

By Grant Whitacre Microcontroller Division Austin, Texas

Introduction

This application note describes two methods of programming FLASH memory in the Motorola MC68HC908GP20 (GP20) microcontroller, a general-purpose device based on the 68HC08 architecture that has 20 Kbytes of on-board FLASH.

Programming the FLASH array can be done either in user mode or monitor mode. The information given here details:

- How the FLASH is programmed and erased in-circuit in each of these two modes
- · How the control and protection registers are programmed
- Additional considerations when dealing with this type of memory

To illustrate the GP20's in-circuit programming capabilities, a sample program is included which executes programming routines from RAM.



These RAM routines are loaded in one of two ways:

- When programming in user mode, the routines would be part of and transferred into RAM by a bigger program residing in FLASH. This program could be initiated by the user's main program, perhaps through the monitoring of an input port, or it could be loaded into FLASH as a stand-alone seed program which would later enable re-programming of the entire FLASH array with the actual user program.
- Alternatively, the RAM routines could be loaded directly into RAM by an external host with the device in monitor mode.

The main routine of this dual mode program monitors the SCI (serial communications interface) port when user mode programming, or port A bit 0 when monitor mode programming, for the input of data and the address range in FLASH where the data is to be programmed. It then makes necessary calls to other RAM-loaded routines to do necessary erasing, programming, and verifying.

A host program's necessary functionality is also described in this application note. The one specifically used in the generation of this document is a Windows® application and accommodates both modes of programming. It is available as a free download from the Motorola web site, http://mot-sps.com/csic/techhelp/appsw/appsw.htm.

The user will be able to in-circuit program the GP20 in either monitor mode or user mode with:

- This host program
- Two MC68HC908GP20 RAM programs in S19 format
- A target system that is configured to communicate with a PC host
- A basic understanding of the device and its FLASH memory

Windows is a registered trademark of Mircrosoft in the U.S. and other countries.

Description of FLASH Memory in the MC68HC908GP20

Memory Map FLASH Location

The memory map for the MC68HC908GP20 is shown in **Figure 1**. Note that the FLASH memory occupies addresses from \$B000 to \$FDFF, a single byte for the block protection register at \$FF80, and a block for the user vectors from \$FFDC to \$FFFF. The total addressable FLASH capacity is 20,005 bytes.




Figure 1. Memory Map (Sheet 1 of 2)

Application Note

	\$FE09	Break Address Register High (BRKH)
	\$FE0A	Break Address Register Low (BRKL)
	\$FE0B	Break Status and Control Register (BRKSCR)
	\$FE0C	LVI Status Register (LVISR)
	\$FE0D	
	\downarrow	Unimplemented 3 Bytes
	\$FE0F	
	\$FE10	Unimplemented
	\downarrow	16 Bytes Reserved for Compatibility with Monitor Code
	\$FE1F	for A-Family Parts
	\$FE20	Monitor ROM
	\downarrow	307 Bytes
	\$FF52	
	\$FF53	
	\downarrow	Unimplemented 45 Bytes
	\$FF7F	
	\$FF80	FLASH Block Protect Register (FLBPR)
	\$FF81	
	\downarrow	Unimplemented 91 Bytes
	\$FFDB	
Note: \$FFF6-\$FFFD	\$FFDC	
Also Used for	\downarrow	FLASH Vectors 36 Bytes
8 Security Bytes	\$FFFF	

Figure 1. Memory Map (Sheet 2 of 2)

FLASH ControlThe FLASH control register is located at \$FE08 in the user memory map.RegisterThis register provides the means to erase, program, and verify the
FLASH. All bits in this register can be read or written at any time. The
register structure is shown in Figure 2.




Figure 2. FLASH Control Register (FLCR)

The FDIV bits are frequency divide control bits and are set to ensure proper operation for the charge pump. Its optimum frequency is about 2 MHz and is derived by dividing the internal bus frequency by a value stored in FDIV1 and FDIV0. Setting of these two bits should be made according to bus frequency as shown in **Table 1**.

Table 1. Charge Pump Clock Frequencyas a Function of Bus Frequency

FDIV1	FDIV0	Use When Bus Frequency Is	
0	0	Bus frequency ÷ 1	1.8–2.5 MHz
0	1	Bus frequency ÷ 2	3.6–5.0 MHz
1	0	Bus frequency ÷ 2	3.6–5.0 MHz
1	1	Bus frequency ÷ 4	7.2–10.0 MHz

NOTE: There is no mechanism to step up the pump clock frequency from a bus frequency lower than 1.8 MHz to attain a charge pump frequency of about 2 MHz. Also, programming and erasing the FLASH cannot be done if the charge pump frequency is lower than 1.8 MHz.

BLK1 and BLK0 are block erase control bits and are used to specify the size and location of a block of FLASH to be erased. Erasing can take place in chunks of a single row (64 bytes), eight rows (512 bytes), 4 Kbytes, 16 Kbytes, or the entire array. The procedure for erasing any

of these blocks of FLASH is discussed in **Procedure for Erasing the FLASH**. The setting of the BLK bits corresponds to the erase block as shown in **Table 2**.

BLK1	BLK0	Block Size
0	0	Full array: 20 Kbytes
0	1	Partial array*: 4 or 16 Kbytes
1	0	Eight rows: 512 bytes
1	1	Single row: 64 bytes

Table 2. Size of Erase Blocks

* \$B000-\$BFFF or \$C000-\$FFFF, depending on bit A14 of address written to

HVEN is the high-voltage enable bit and provides the control to apply the charge pump voltage to the cells to be erased or programmed.

The MARGIN bit is used during programming to verify that the page attempting to be programmed gets programmed adequately. It can only be set for verification after the HVEN bit is turned off. If it is high when HVEN is turned on, it will clear automatically. Setting the MARGIN bit puts the FLASH in a "hard read" state, which ensures that if the FLASH is verified in this state then it guarantees a good read during normal operation.

The ERASE and PGM (program) control bits are required to be set when erasing and programming, respectively. Both cannot be set at the same time.

Block Protection The block protection register provides a way of preventing a block of FLASH from being erased or programmed. This register, itself a FLASH address, has four bits with each bit protecting a progressively larger block of FLASH starting at \$FFFF. Figure 3 shows the register contents and the FLASH range that is protected by setting each bit.

Erasing this register clears all bits and removes protection from all blocks.

NOTE: Setting more than one bit is redundant, and three of the bits provide protection of a FLASH range some of whose locations are not available in the GP20. Setting bits 0, 1, or 2 protects all of FLASH, and setting only bit 3 protects all but the lower 1000H bytes.

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	Bit 7	Bit 6	Bit 5	Bit 4	BPR3	BPR2	BPR1	BPR0
Write:	Bit /	Ditto	Dir o	Dit 1	DI Ito	DI ILZ	Britti	DI III
Reset:	U	U	U	U	U	U	U	U

U = Unaffected by reset. Initial value from factory is 0.

Figure 3. FLASH Block Protect Register (FLBPR)

Bit Location	Bit Name	Address Block Protected
0	BPR0	\$B000-\$FFFF
1	BPR1	\$B000-\$FFFF
2	BPR2	\$B000-\$FFFF
3	BPR3	\$C000-\$FFFF

Table 3. Block Protection Register and Size
and Location of Block Protected

Protection of any block protects the block protection register because it is located at address FF80. The only way to circumvent block protection to modify FLASH is to enter monitor mode with V_{TST} applied to the IRQ line upon reset. (See the monitor mode entry in **Circuit Requirements**.) When this occurs, all of FLASH, including the block protection register, can be erased or programmed regardless of block protection.

NOTE: Since the block protection register is located at \$FF80, it is the first byte in a row whose range is \$FF80–\$FFBF. There are no other implemented FLASH locations within this row, so this register can be erased with no impact to other locations by specifying row erasing with the BLK bits in the FLASH control register (BLK1 = BLK0 = 1).

> To program FLASH in user mode, make sure that the FLASH to be modified is not block protected; otherwise, turn block protection off as in the example described here.

Procedure for Erasing the FLASH

The FLASH array is erased as a block, the size of which is determined by the BLK bits of the FLASH control register, as shown in **Table 2**. Follow this step-by-step procedure to erase a block of FLASH reliably.

- Make sure that the block to be erased is not protected by the settings in the block protection register. See Block Protection for a description of clearing protection for a block.
- 2. Write to the FLASH control register with a bit pattern that sets the appropriate FDIV bits and BLK bits. Set the ERASE bit at the same time.
- 3. Read the block protect register so that the FLASH control logic can latch its content.
- 4. Write any data to any FLASH address within the block to be erased.
- 5. Set the HVEN bit in the FLASH control register to apply the programming (charge pump) voltage.
- Delay for a time, t_{Erase} (FLASH erase time), while the programming voltage is applied. Consult the memory characteristics information in the electrical specifications section of *MC68HC908GP20 Advance Information*, Motorola document order number MC68HC908GP20/D, for this value and other times referenced in this application note.
- 7. Clear the HVEN bit to turn off the programming voltage.
- 8. Delay for a time, t_{Kill} (high voltage kill time), to allow the high voltage of the charge pump to dissipate.
- 9. Clear the ERASE bit.
- Delay for a time, t_{HVD} (FLASH return to read time), before trying to read from this block of FLASH.

Optionally, an erase verification may be performed after step 10. This verification would be done with a normal read of each location of FLASH, and a location would be verified as erased if a value of 0 is read.

NOTE: It is recommended that a row be erased after eight programs of any page/pages of the row.

Procedure for Programming the FLASH

The FLASH array is programmed a page at a time, where a page is defined as eight contiguous bytes whose first byte is on an 8-byte boundary. The normal programming sequence includes a verification step during which the FLASH is put in a "margin read" verification mode. In this mode, the control gates are held at a lower voltage than in a normal read. To allow sensing of the lower cell current, reads in this mode last eight machine cycles longer than a normal read.

Follow this procedure to reliably program and verify a page of FLASH.

- 1. Make sure that the page to be programmed is not within a protected block. See the block protection section for a description of clearing protection for a block.
- 2. Write to the FLASH control register with a bit pattern that sets the appropriate FDIV bits. Set the PGM bit at the same time.
- 3. Read the block protect register so that the FLASH control logic can latch its content.
- 4. Write individual data to each of the eight bytes of the page to be programmed.
- 5. Set the HVEN bit in the FLASH control register to apply the programming (charge pump) voltage.
- Delay for a time, t_{PROG} (FLASH program time), while the programming voltage is applied.
- 7. Clear the HVEN bit to turn off the programming voltage.
- Delay for a time, t_{HVTV} (FLASH HVEN low to MARGIN high time), to allow enough time between applying high voltage and doing a verification.
- 9. Set the MARGIN bit to initiate verification mode.
- 10. Delay for a time, t_{VTP} (FLASH MARGIN high to PGM low time).
- 11. Clear the PGM bit.
- Delay for a time, t_{HVD} (FLASH return to read time), before trying to read from this block of FLASH.

- 13. Read the individual data in each of the eight byte locations to compare to what was intended to be programmed.
- 14. Clear the MARGIN bit.
- 15. Repeat steps 2 through 14 for each page until the data matches.

Practical Considerations for Programming, Verifying, and Erasing

Life Expectancy in Terms of Program/Erase Cycling	The FLASH in the MC68HC908GP20 has an endurance specification of 100 erase/program cycles. Therefore, it is not suited for short-term or temporary non-volatile parameter storage. This limitation could be alleviated somewhat by devising a scheme to move the parameter storage area when it approaches the 100-cycle limit.
	For example, if a row (64 bytes) of parameter data is to be stored and updated on a frequent basis and the program is short enough to occupy less than two-thirds of the 20-Kbyte capacity, then a method of moving the location of the parameter block when the number of erase/program cycles approach 100 (cycle count could be stored in this block) could be implemented. In this example, this would effectively increase the number of parameter updates to 10,400.
	Unused FLASH: 1/3 x 19,968 bytes = 6656 bytes = 104 rows
	100 cycles/row x 104 rows in the unused FLASH space = 10,400 erase/program cycles
	Since the smallest block erased is an entire row, whenever one byte is changed, the entire row would need to be erased and reprogrammed. Because of this limitation with FLASH, using it to store non-volatile temporary values is of limited usefulness.

MarginMargin, or bump, programming is a method of FLASH programmingProgrammingwhich is done in successive periods of relatively short duration, such as
1 millisecond. After each "bump," the page that is attempted to be
programmed is checked in margin mode, and if verification of any byte
in the page fails, the entire page is re-programmed, without erasing, for
another bump period. This process is repeated until all bytes in the page
pass verification.

Bump programming minimizes the programming time, not only for the user's benefit but also for the endurance of the FLASH. By minimizing the amount of time that a FLASH cell is exposed to the programming voltage, the life of the cell is maximized and the possibility of disturbing (inadvertently programming) neighboring cells by an excessively long programming time is minimized. The RAM program contained in this application note utilizes this method of programming, as does the information in **Procedure for Programming the FLASH**.

Programming the MC68HC908GP20 in User Mode

Program Algorithm Included in this application note is a program that demonstrates the capability to perform in-circuit programming. By setting assembler directives, this program can be loaded into FLASH and run in user mode, so no special mode entry hardware is required. After an initialization and loading of the RAM routine executed from FLASH, initiated either upon reset or subroutine call from the user's existing main program, the program branches to a place in RAM where program execution resumes.

From RAM, the SCI serial communication port is monitored for the download of data to be programmed into FLASH and the starting address to place this data. After this data is received, the main RAM routine calls necessary subroutines, also located in RAM, to perform necessary FLASH erasing, programming, verification, and memory dumping. Up to a row (64 bytes) of data can be downloaded at a time, although there are a few stipulations when downloading data to be programmed.

They are:

- All data downloaded must be intended to reside within a single row boundary. This means that the start address must be divisible by 64 when an entire row is to be programmed.
- If data forming less than an entire row is downloaded, the previous rule still applies. All intended addresses must be within a single row boundary. Additionally, since programming takes place eight bytes at a time, a multiple of eight bytes should be downloaded and the starting address must be on a page (8-byte) boundary.
- The program checks to see if all intended addresses are erased before attempting to program. If any cell is not erased, then the entire row is erased. So, if programming less than an entire row, remember that the entire row will be erased if the block designated for reprogramming is not completely erased.
- At the completion of each block programming, the data is read from the current row and all 64 bytes of the row are sent out the SCI port, even if less than the entire row was reprogrammed.

This main RAM routine executes a continuous loop so that multiple data downloads can take place without the program ever leaving RAM. In fact, the entire FLASH array can be (re)programmed in this manner. At the completion of programming, the device will need to be reset to take it out of the SCI monitoring routine and to execute the new code in FLASH.

After receiving data to be programmed and loading RAM with necessary programming code, program execution jumps to RAM to do the actual FLASH programming.

The program consists of the functions listed here:

- Initialize all variables, ports, PLL (if selected), and SCI.
- Transfer these subroutines to RAM:
 - LOADDATA Polls the SCI for data to be programmed, the start address, and length of data array (see Message Structure to Communicate between Host and GP20). This routine also calls the other RAM routines as needed.

- DUMPROW Dumps the contents of the current row (64 bytes) out the SCI
- PRGFLSH Controls the routine to program a row of FLASH
- ERACHK Checks to see if FLASH needs to be erased and does so, if necessary
- DELNUS Delays for n microseconds (n preloaded into H:X)
- PRGPAGE Programs a page (eight bytes) of FLASH
- Execute code to program FLASH out of RAM, making necessary calls to other RAM routines to perform actual programming/erasing.
- Return to SCI port monitoring loop in RAM

RAM Utilization and Program Execution Since program execution cannot occur out of a FLASH block at the same time it is being modified, and since this device has only one block of nonvolatile memory, execution of code to modify the FLASH must be from RAM (or from monitor ROM which will be discussed later).

The program which resides in FLASH loads the necessary programming and erasing modules to RAM and then jumps to the main RAM routine which, when appropriate, makes calls to other RAM modules. Since RAM capacity in the GP20 is 512 bytes, the code executed in RAM is kept to that size.

Therefore, only the programming, erasing and dumping routines, the array of data to be programmed, necessary variables, and the stack fit into RAM. Almost all of RAM is used by the program, variables, message buffer, and stack.

The RAM utilization map is found in **Table 4**.

Function	Allocated Space	Address Range	
Unused	16 bytes	\$40-\$4F	
Download size	1 byte	\$50	
Start address of block to program	2 bytes	\$51–\$52	
Number of bytes to program	1 byte	\$53	
Data array	64 bytes	\$54–\$93	
Variables	20 bytes	\$94–\$A7	
RAM routines	56 bytes	\$A8-\$DF	
Stack	32 bytes	\$E0\$FF	
RAM routines	320 bytes	\$100–\$23F	

Table 4. RAM Utilization Map

AssemblerA few switches in the program are implemented through assemblerDirectivesdirectives. They were left in the program for mode configuration and
ease of user testing, especially in an emulation environment.

The directive constant and its use and meaning are outlined in Table 5.

Assembler Constant	Use
MONPROG	If set, all (necessary) routines will be addressed in RAM initially. This version would be used as the S19 record file that is downloaded into RAM in monitor mode for FLASH programming.
TESTMOD	When set, changes all STA to LDA in programming/erase routines. Done to prevent an illegal write error when emulating. Programming is not attempted so any verification step will fail.
ERSDTST	When set, always causes erase verification to be true. Done to exercise good loop logic.

Table 5. Assembler Directives

Other Application-Specific Memory and I/O Equates

Several other constants are used in the program which can be modified as desired by the user. This may be necessary if the user wishes to incorporate this program into an existing program which is already fixed in memory.

Constant	Default Value	Other Possible Settings	Description
CPUSPD	2	4, 8	Specifies the bus frequencies: 2 = 2.45 MHz, 4 = 4.92 MHz, 8 = 8.0 MHz
RAM	\$50	\$40-\$4F	Specifies the start address of RAM. All RAM locations are offset from this value.
STCKSIZ	\$23	Dependent on location of branch to page 2	Specifies the amount of RAM reserved for the stack
PRGSTRT	\$B000	Anywhere in FLASH	Start of the FLASH program that launches the RAM program
RAMPRG	\$A8	Anywhere after the variable space	Start of RAM program. Set here, just after the variable space
RAMPRSZ	\$1A7	Any value larger than the RAM program size plus the stack size, up to the end of RAM	Length of the RAM program plus the stack area
TESTDAT	\$C0	Any byte value	Value of all bytes, except size bytes, used in test mode instead of downloaded value. Set at this value so that the first address used (\$C0C0) is on a row boundary
PRGTRIES	20	Any value greater than 0	Number of attempts to program a page of FLASH before giving up
VTPGM VHLFTER VTKILL VTHVD VTHVTV VTVTP	1000 50,000 200 50 50 150	See programming timing specification in data book	Programming times
PLLCHK	0	1	Input port used to check if PLL is to be initiated; initiated when port is high
P, E, NHI, NLO, L, R	0, 1, 1, \$2C, \$80, 1	See PLL setup procedure in data book	PLL setup parameters; values used allow external clock of 32.768 kHz to be stepped up to 2.45-MHz bus frequency

Table 6. Program Constants

Application Note

Proper ClockA constant called CPUSPD is set in the application-specific memory and
I/O (input/output) equates section of the program. Its purpose is to allow
the programmer to select one of three bus frequencies for this constant,
which directly affects how the SCI, the FLASH control register, and
timing constants are set up.

In particular, based on a CPUSPD setting of 2, 4, or 8, corresponding to an internal frequency of 2.4576, 4.9152, or 8.0 MHz, the SCI is set to communicate at 9600 baud (assuming the selection of the internal bus clock as the SCI clock source (see **SCI Setup**) and the FDIV bit in the FLASH control register is set to cause the closest to the optimum setting of the charge pump frequency of 2 MHz.

If the external clock frequency is such that it causes a bus frequency lower than required for proper charge pump operation, the PLL can be enabled. The PLL is turned on upon initial program execution if port B, bit 0 is set. In this event, the program assumes an external clock of 32.768 kHz and steps this up to 2.4576-MHz bus frequency. An initialization routine sets the baud rate for the SCI to 9600 and the FDIV divider to divide-by-1 for a charge pump frequency of 2.4576 MHz.

Make sure that the CPUSPD constant described earlier is set to 2 if the PLL is enabled. Also, if an external clock frequency other than 32.768 kHz exists that would necessitate the use of the PLL (external clock less than 8 MHz), then the PLL setup and this SCI/FDIV initialization routine (SFINIT) will have to be modified for proper communication and charge pump frequency requirements. (See note in **FLASH Control Register**.)

PLL Setup

Since this is not an application note on the use and control of the PLL, the description here is brief. The settings used are justified with calculations, and the means of making these settings are shown. The significance of each bit in each register is not covered. Refer to the clock generator module section in the GP20 data manual for details about proper setup.

The six control and status registers for the GP20's PLL are shown in **Figure 4**.

Application Note Programming the MC68HC908GP20 in User Mode

Register Name		Bit 7	6	5	4	3	2	1	Bit 0
	Read:	DULE	PLLF		PCS	PRE1	PRE0	VPR1	VPR0
PLL Control Register (PCTL)	Write:	F LLIL		FLLON	005				
	Reset:	0	0	1	0	0	0	0	0
	Read:		LOCK		0	0	0	0	R
PLL Bandwidth Control Register (PBWC)	Write:	AUTO		ACQ					N
5 ,	Reset:	0	0	0	0	0	0	0	0
	Read:	0	0	0	0	MI II 11	MUI 10	MILLO	MUL8
\$0038 PLL Multiplier Select High Register (PMSH)	Write:						NUCTO	WUL7	WIULO
	Reset:	0	0	0	0	0	0	0	0
	Read:		MUL 6	MULE		MULL 2	MUL 2		MULO
PLL Multiplier Select Low Register (PMSL)	Write:	WOL7	MOLO	WOLS	NIOLY	MOES	WOLZ	NOLI	WOLU
5 ()	Reset:	0	1	0	0	0	0	0	0
	Read:			VDCE			VDSD		VRS0
	Write:	VK37	VK30	VKSD	VK34	VK33	VKJZ	VKSI	VK30
	Reset:	0	1	0	0	0	0	0	0
	Read:	0	0	0	0	0002	0000		RDS0
	Write:					KD22	κυσζ	RD21	KDOU
		0	0	0	0	0	0	0	1
	[= Unimplen	nented	R	= Reserved			
	PLL Control Register (PCTL) PLL Bandwidth Control Register (PBWC) PLL Multiplier Select High Register (PMSH) PLL Multiplier Select Low	PLL Control Register (PCTL) Reset: Reset: PLL Bandwidth Control Register (PBWC) PLL Multiplier Select High Register (PMSH) PLL Multiplier Select Low Register (PMSL) PLL Multiplier Select Low Register (PMSL) PLL VCO Select Range Register (PMRS) PLL VCO Select Range Reset: Res	PLL Control Register (PCTL)Read: (PLLIEPLL Bandwidth Control Register (PBWC)Read: (PLPLL Bandwidth Control Register (PBWC)Read: (PLPLL Multiplier Select High Register (PMSH)Read: (PLPLL Multiplier Select Low Register (PMSL)Read: (PLPLL Multiplier Select Low Register (PMSL)Read: (PLPLL Multiplier Select Low Register (PMSL)MUL7PLL VCO Select Range Register (PMRS)Read: (VRS7)PLL VCO Select Range Register (PMRS)Read: (VRS7)PLL Reference Divider Select Register (PMDS)0	PLL Control Register (PCTL)Read: $PLLIE$ PLLFReset:00Reset:00Register (PBWC)Read: $Reset:$ $AUTO$ PLL Bandwidth Control Register (PBWC)Read: $Reset:$ 0PLL Multiplier Select High Register (PMSH)Read: $Reset:$ 0PLL Multiplier Select High Register (PMSH)Read: $Reset:$ 0PLL Multiplier Select Low Register (PMSL)Read: $MUL7$ MUL6PLL VCO Select Range Register (PMRSh)Read: $Reset:$ 0PLL VCO Select Range Register (PMRSh)Read: $Reset:$ 01PLL Reference Divider Select Register (PMSD)Read: $Read:$ 00PLL Reference Divider Select Register (PMSD)000PLL Reference Divider Select Register (PMSD)000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c } & \operatorname{Read:} & \operatorname{PLLF} & \operatorname{PLLON} & \operatorname{BCS} \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & & $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Notes:

- 1. When AUTO = 0, PLLIE is forced clear and is read-only.
- 2. When AUTO = 0, PLLF and LOCK read as clear.
- 3. When AUTO = 1, \overline{ACQ} is read-only.
- 4. When PLLON = 0 or VRS7:VRS0 = \$0, BCS is forced clear and is read-only.
- 5. When PLLON = 1, the PLL programming register is read-only.
- 6. When BCS = 1, PLLON is forced set and is read-only.

Figure 4. PLL Control and Status Registers

Application Note

The intention is to boost the external clock of 32.768 kHz up to 2.45 MHz bus frequency. This is done through these steps:

• Set the desired VCO frequency to four times the desired bus frequency.

 $f_{VCLKDES} = 4 x f_{BUSDES} = 4 x 2.4576 MHz = 9.83 MHz$

- Let the reference divider, R, which is represented by RDS3–RDS0 in the PCTL register, be set to 1 (default).
- Let the power-of-two multiplier, P, which is represented by PRE1–PRE0 in the PCTL register, be set to 0 (default) for this VCO frequency.
- Calculate the VCO frequency multiplier, N, which is represented by MUL11–MUL0 in the PMSH and PMSL registers, with this formula:

N = round[R * $f_{VCLKDES} / f_{RCLK}$] = 300 (12 CH)

where f_{RCLK} is the reference (external) frequency of 32.768 kHz

- Let the VCO power-of-two range multiplier, E, which is represented by VPR1–VPR0 in the PCTL register, be set to 1 for this VCO clock frequency.
- Calculate the center-of-range linear multiplier, L, which is represented by VRS7–VRS0 in the PMRS register, with this formula:

L = round[$f_{VCLK} / (2^{E} * f_{NOM})$] = round[9.83/(1*38.4 kHz)] = 128 (80 H)

where \mathbf{f}_{NOM} is the range nominal multiplier for all operating voltage ranges

The previous settings will produce a VCO-programmed center-of-range frequency of:

The only hardware requirements for using the PLL, aside from the oscillator circuit, are a filter capacitor on the CGMXFC pin, a bypass capacitor on the V_{DDA} pin, and a pullup resistor of about 10 K on PB0. Consult the data manual for recommended values for the capacitors.

SCI Setup

Registers

The SCI can be clocked from the external oscillator or from the internal bus clock. Selecting the clock is done through software by programming a bit, SCIBDSRC, in the CONFIG2 register. The default for this bit selects the external oscillator as the SCI clock source. If the external clock is very slow and is being stepped up by the PLL, as in this application, then it is necessary to use the internal bus as the clock source for the SCI to get a reasonably fast baud rate. This application does this to be able to derive 9600 bps transfer rate when the oscillator is at 32.768 kHz.

Figure 5 shows the structure and content of the CONFIG register. Description of the other two bits in this register will not be addressed here, other than to say that the PMPSGVLVEN bit must be kept at its default state when operating with a V_{DD} above 3.6 volts.

	Bit 7	6	5	4	3	2	1	Bit 0				
Read:	0	0	0	0	0			PMPSGV-	OSC-	SCIBD-		
Write:						LVEN	STOPENB	SRC				
Reset:	0	0	0	0	0	0	0	0				
	= Unimplemented											
	C :			1								

Figure 5. Configuration Register 2 (CONFIG2)

Several registers can be used to configure and monitor the SCI module. Most of the settings do not need to be changed from the default values for this application, so this discussion focuses on the values that need to be set or changed from the default.

Application Note

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$0013	SCI Control Register 1 (SCC1)	Read: Write:	LOOPS	ENSCI	TXINV	М	WAKE	ILTY	PEN	PTY
		Reset:	0	0	0	0	0	0	0	0
\$0014	SCI Control Register 2 (SCC2)	Read: Write:	SCTIE	TCIE	SCRIE	ILIE	TE	RE	RWU	SBK
		Reset:	0	0	0	0	0	0	0	0
\$0015	\$0015 SCI Control Register 3 (SCC3)	Read: Write:	R8	Т8	DMARE	DMATE	ORIE	NEIE	FEIE	PEIE
	()	Reset:	U	U	0	0	0	0	0	0
		Read:	SCTE	TC	SCRF	IDLE	OR	NF	FE	PE
\$0016	SCI Status Register 1 (SCS1)	Write:								
	· · · ·	Reset:	1	1	0	0	0	0	0	0
		Read:							BKF	RPF
\$0017	SCI Status Register 2 (SCS2)	Write:								
	· · · ·	Reset:	0	0	0	0	0	0	0	0
		Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$0018	SCI Data Register (SCDR)	Write:	T7	T6	T5	T4	T3	T2	T1	Т0
	· · · · ·	Reset:				Unaffecte	d by reset			
\$0019	SCI Baud Rate Register (SCBR)	Read: Write:			SCP1	SCP0	R	SCR2	SCR1	SCR0
	· · ·	Reset:	0	0	0	0	0	0	0	0
				= Unimple	mented	R = Reserv	ed	U = Unaffe	cted	

The control and status registers for the SCI are shown in Figure 6.

Figure 6. SCI Control and Status Registers

This procedure is used in the program to set up the SCI:

- Enable the SCI by setting the ENSCI bit in SCC1.
- Enable both transmitting and receiving by setting bits TE and RE of SCC2.
- Set the baud rate for 9600 by writing to the baud rate register (SCBR) with a value that is dependent on the bus frequency, as shown in Table 7.

Bus Frequency	SCP1	SCP0	SCR2	SCR1	SCR0	Written to SCBR
8.0 MHz	1	1	0	0	0	\$30
4.9152 MHz	0	0	0	1	1	\$03
2.4576 MHz	0	0	0	1	0	\$02


 Table 7. Baud Rate Register Settings

All other settings are left as the defaults. Note that the program selects and programs the baud rate register based on the value of the CPUSPD constant as described in **Proper Clock Selection**.

On-Board CircuitryTo communicate to another device over an RS-232 line, voltage levels
need to be adjusted so that the 0- or 5-volt signal transmitted or received
by the GP20 controller gets converted to the ±12-volt signal used by the
programming device and vice versa. This is implemented by a level
translator IC (integrated circuit) and a few capacitors. A possible external
circuit for this interconnection is shown in Figure 7.

NOTE: If another controller or other device is used which uses 0-volt and 5-volt signal levels for serial communication, then a level translator is not needed.

Application Note





Message Structure to Communicate between Host and GP20

The structure of the data sent to the GP20 is simple, consisting of the components in **Table 8**.

Message Byte Location	Description	Final RAM Location
1	Count of the total number of bytes to be downloaded, including this byte	\$50
2–3	First address where the following data is to be programmed	\$51–\$52
4	Number of bytes to be programmed, or \$00 to just dump this referenced row, or a value between \$80 and \$FF to erase the entire FLASH array	\$53
5–68	Locations for 64 bytes of data to be programmed	\$54–\$93

Table 8. Message Structure

Be aware that only the number of bytes specified in the first byte will be downloaded, so if byte 4, which specifies the number of bytes to be programmed is greater than the value in byte 1, erroneous data will be programmed. Also, if fewer than the number of bytes specified in byte 4 are included in the data block, erroneous data will be programmed.

NOTE: If byte 4 is equal to 0, then nothing will be programmed. But the content of the row referenced by the first address bytes will be uploaded to the

host. This first address, in this case, need not be the starting address for this row, but the 64 bytes downloaded will be within the row boundary. For example, if address \$B3B3 is downloaded with byte 4 being 0, then the 64 bytes in the range \$B380–\$B3BF will be downloaded. This may be useful when performing host verification without programming.

Note also that if byte 4 is a value between \$80 and \$FF, then the entire FLASH array will be erased. In this case, the first row of the erased FLASH (\$B000–\$B03F) is uploaded.

Uploads will not have header bytes. Instead, they will contain only 64 data bytes. The host message format should be sent with the same protocol for which the SCI has been initialized, namely 9600 baud, one start bit, one stop bit, and no parity.

- Host ProgramAny host program can be used to program a GP20 that is executing this
FLASH programming program, provided that it conforms to the
communication and message structure requirements specified in the
Message Structure to Communicate between Host and GP20. A
Windows-based program has been developed for in-circuit
programming of the GP20 specifically for this program and this
application note. It can be downloaded at no cost from the Motorola web
site http://mot-sps.com/csic/techhelp/appsw/appsw.htm.
 - **CAUTION:** The installation and use of this host program is self-explanatory and, in fact, an explanation will not be offered. That is, since it is not a Motorola development tool product, no support is provided for the use of this program, and its use is at the user's risk.

Programming the MC68HC908GP20 in Monitor Mode


General

The MC68HC908GP20, like all other HC08 Familiy devices, contains a monitor utility which allows a host to control the device. Only a few very basic, low-level instructions are necessary and available to support this remote control. With the use of the six supported instructions, any location in the memory map can be read, any RAM location can be written to, or a small program can be loaded into and executed from the RAM area. One of the six instructions, READSP, allows for the reading of the stack pointer location, thereby giving the host control of where execution commences upon issuance of another instruction, RUN. Monitor mode is necessary for programming a blank device, since user mode programming requires an initial program in FLASH to load up the FLASH programming routines in RAM and jump to them for execution.

These monitor commands can be used to program the FLASH in the GP20. A couple of approaches can be adopted to implement monitor mode programming. One can use a host program to directly control the reading and writing of control registers, write to specific locations in FLASH, and cause the necessary delays during the FLASH programming cycle by only using the six monitor mode commands by a host program or user interface. The overhead here is the serial transmission time for each command. An alternate approach is to load a RAM program and then start its execution using the monitor mode commands. The RAM program monitors the same I/O (input/output) port, port A bit 0, for serial data/address transfers as that used when communicating with the monitor. Because of its inherent efficiency and its similarity to the user mode RAM program, this latter approach is what is used in this application note.

Serial communication between host and the GP20 in monitor mode is half-duplex where both transmission and reception of data is through a single bit port. The following sections discuss the circuit, communications, and security requirements to enter and use the GP20's monitor.

Circuit Requirements The schematic in **Figure 8** shows the recommended circuit to enable entry into monitor mode for the 908GP20.



SW2, SW3, and SW4: Position D — Enter monitor mode using external XTAL and internal PLL

3. See Table 9 for IRQ voltage level requirements.

Figure 8. Monitor Mode Circuit Requirements

Table 9 shows the requirements and options for entering monitor mode. In short, to enter monitor mode when the reset vector is not blank, PTC0 must be set high and PTC1 must be low. If the reset vector (FFFE-FFFF) is blank, then monitor mode can be entered without having high voltage ($V_{TST} = V_{DD} + 2.5$ V) on the IRQ pin and any special configuration of port C pins. In this situation, the monitor checks to see if IRQ is low and if so, initializes the PLL for 2.4576-MHz bus frequency based on a 32.768-kHz oscillator frequency.

If the reset vectors are non-zero, then high voltage on IRQ is necessary and the automatic initialization of the PLL is not performed. This means that if the device is already programmed, then not only is test voltage required to get into monitor mode, but port C pins must be correctly configured and an external clock must be provided that can generate the desired internal bus frequency and baud rate without the use of the PLL. Of course, one could use the monitor commands to initiate the PLL, but this presupposes that a host can communicate with the device to set up the PLL. If an external clock of 32.768 kHz is used, the initial baud rate will be 64 bps.

AN1770 - Rev. 1.0

ĪRQ	RESET	\$FFFE/ \$FFFF	PLL	PTC0	PTC1	РТСЗ	External Clock ⁽¹⁾	CGMOUT	Bus Frequency	СОР	For Serial Communication			
											РТА0	PTA7	Baud Rate ^{(2) (3)}	Comment
Х	GND	X	Х	Х	х	Х	х	0	0	Disabled	x	x	0	No operation until reset goes high
V _{TST}	V _{DD}	X	OFF	1	0	0	4.9152 MHz	4.9152 2.4576	Disabled	1	0	9600	PTC0 and PTC	
	or V _{TST}						MHZ	MHz	MHz		X	1	DNA	voltages only required if IRQ = V _{TST} ; PTC3 determines frequency divider
V _{TST}	-		X OFF	1	0	1	9.8304 MHz	4.9152 MHz	2.4576 MHz	Disabled	1	0	9600	PTC0 and PTC1
	or V _{TST}						WIN2	MINZ	IVINZ		Х	1	DNA	voltages only required if IRQ = V _{TST} ; PTC3 determines frequency divider
V _{DD}	V _{DD}	\$0000	OFF	х	x	х	9.8304 MHz	4.9152 MHz	2.4576	2.4576 Disabled MHz	1	0	9600	External frequency
							MHZ	IVIHZ	IVIHZ		х	1	DNA	always divided by 4
GND	V _{DD}	\$0000	ON	х	х	х	32.768	4.9152	.9152 2.4576 Disabled MHz MHz	Disabled	1	0	9600	PLL enabled
							kHz	MHZ		MHZ	х	1	DNA	(BCS set) in monitor code
V _{DD} or GND	V _{TST}	\$0000	OFF	х	х	X	Х	_	_	Enabled	X	X	_	Enters user mode — will encounter an illegal address reset
V _{DD} or GND	V _{DD} or V _{TST}	Non-zero	OFF	х	х	X	Х	—	—	Enabled	X	x	_	Enters user mode

Table 9. Monitor Mode Signal Requirements and Options

Notes:

1. External clock is derived by a 32.768-kHz crystal or a 4.9152/9.8304-MHz off-chip oscillator. 2. PTA0 = 1 if serial communication; PTA0 = X if parallel communication 3. PTA7 = 0 \rightarrow serial, PTA7 = 1 \rightarrow parallel communication for security code entry 4. DNA = does not apply, X = don't care

Communication Protocol

The communication format which must be used when communicating with the GP20 in monitor mode is a non-return-to-zero mark/space format. The data format is one start bit, eight data bits, and one stop bit. Since the device probably will be set up to communicate at 9600 bps, the host should be set up to do the same.

Whatever the source of the reference clock, remember that the baud rate at which the device communicates is always the bus frequency divided by 256. This requires that if 9600 bps is desired, then the internal bus frequency must be 2.4576 MHz.

This frequency can be achieved by one of three means:

- Using an external oscillator at a frequency of 4.9152 MHz with PTC3 low
- Using an external oscillator at a frequency of 9.8304 MHz with PTC3 high
- Using an external oscillator at a frequency of 32.768 kHz with the IRQ pin low during reset to turn on the PLL; only offered when reset vector is low
- **NOTE:** The monitor mode serial interface uses a "bit banged" serial bit stream instead of the dedicated SCI protocol. This constrains the monitor mode baud rate, and, therefore, the bus frequency, to identically match the host baud rate. For example, a bus frequency of 2.5 MHz would yield a baud rate of 9766, which is within tolerance for the SCI but will not work with the monitor mode. This is the reason monitor mode frequencies are multiples of 2.4576 MHz.

The monitor understands and processes six different commands. **Table 10** lists the commands, their functions, their opcode, and the total number of bytes required to send the command.

Command	Function	Opcode	Number of Bytes Sent	Returned	
READ	Read memory	\$4A	3	Value read; 1 byte	
WRITE	Write to memory	\$49	4	None	
IREAD	Indexed read of memory	\$1A	1	Two values read; 2 bytes	
IWRITE	Indexed write to memory	\$19	2	None	
READSP	Read stack pointer	\$0C	1	Address of stack pointer; 2 bytes	
RUN	Run user program	\$28	1	None	

Table 10. Monitor Mode Command Set

It is important to note a couple of things regarding the host-to-monitor communication. They are:

- First, if using the circuit described in the prior section to connect to port A bit 0, then there will be a loop-back of the data from the host's transmit port to its receive port. This needs to be dealt with.
- Second, each command or data byte sent to the GP20 is echoed back to the host exactly one bit time after the stop bit for that byte is received. Therefore, adequate delay must be built into the host program to ensure that the next byte transmitted is sent at least one bit time after the echoed byte is received.

If at any time the received byte does not match what was sent, the command to abort execution of the last command can be sent by the host. This command is in the form of a break signal, which consists of 10 low bits including the start bit sent within 11 bit times of having received the echo of the last byte of the command to be aborted.

A complete command, with any follow-on address and/or data, must be sent before a break can be sent. Therefore, if an error is perceived after the echo of any byte of a command, the transmission of the entire command should be completed, followed by the transmission of the break signal. A full break signal will be echoed back to the host after a 2-bit time delay of having received one.

Also, note that the break signal sent by the host does not have to be 10 bits long and does not have to start exactly one bit time after a data

byte echo is received. All that is necessary is that at least one low bit, like the start bit of a transmitted byte, is sent within1-bit time and within the 11-bit time period following the reception of the echo of the last byte of a command. At this point, the monitor code waits for the host to relinquish PTA0 by sensing a high signal after the low duration, and then it echoes a complete break signal to the host.

Refer to the GP20 data book, Motorola document order number HC908GP20GRS/D, for timing diagrams and further description of each of the six commands and break signal. Most of the commands are easily understood, but the sequence of operation to start execution of a program via the RUN command is worth discussing.

Follow this procedure to set up the stack and start execution of a loaded RAM program. This procedure assumes that the start of the RAM routine resides in the first page of RAM.

- 1. Issue the read stack pointer command (\$0C).
- 2. Monitor returns the high byte and then the low byte of the (SP+1) location. Ignore the high byte (it will be 0, since the stack pointer will be in the first page of memory) and add 4 to the low byte to determine the location to write the high byte of the RAM routine start address. Add 1 to this location value to determine the locations to write the low byte of the RAM routine start address.
- 3. Registers may be preloaded by writing their intended value to these locations:

X (MSB)	(SP+1)
CCR	(SP+1) + 1
ACC	(SP+1) + 2
X (LSB)	(SP+1) + 3

- 4. Write each of the values in step 3 to the appropriate locations using WRITE and IWRITE commands.
- 5. Issue the RUN command.

Example sequence:

To start execution of a RAM routine with a start location of \$A8, with all registers preloaded to \$00, and the condition code register preloaded with \$68:

1.	Read stack pointer to get (SP+1 and (SP+1) low byte) high byte	(\$0C)
2.	Write \$00 to (SP+1) low byte	(\$49, \$00, [(SP+1) low byte], \$00)
3.	Indexed write \$68 to (SP+1) low	v byte+1	(\$19, \$68)
4.	Indexed write \$00 to (SP+1) low	v byte+2	(\$19, \$00)
5.	Indexed write \$00 to (SP+1) low	v byte+3	(\$19, \$00)
6.	Indexed write \$00 to (SP+1) low	v byte+4	(\$19, \$00)
7.	Indexed write \$A8 to (SP+1) lov	v byte+5	(\$19, \$A8)
8.	Issue RUN command.		(\$28)

Security Requirements

The monitor has a security feature which requires the host to input a correct string of data before it can gain access to, and control of, the GP20. Without entering the exact sequence of data, which must match the data contained at locations \$FFF6–\$FFFD, access to the FLASH memory is disabled.

The 8-byte data stream may be entered any time after 256 cycles have elapsed following the rising edge of reset. The data and timing constraints must conform to the same protocol as stated in the previous section. The monitor will echo each byte input after a 1-bit time delay and the following byte entry must be at least two bit times after transmission of the echoed byte.

After all eight bytes have been received, the monitor sends out a break signal. If the received bytes match the eight bytes in FLASH, commands can then be sent for processing. If the received bytes do not match those in FLASH, monitor mode will continue, but access to the FLASH is

denied. In this case, any attempt to reference data in FLASH will return indeterminate data, and any attempt to execute from FLASH will result in an illegal address reset.

NOTE: To try another security code sequence, remember to power down then power up the microcontroller before sending the new data string.

Program Algorithm

The program included in this applications note is loaded into, and executed from, RAM. It can be used to fully or partially erase the FLASH and then reprogram the device while the device is running in monitor mode. This monitor mode RAM program is from the same program as the user mode RAM program described in **Programming the MC68HC908GP20 in User Mode**. It is assembled with the MONMODE assembler directive set to signal that certain code specific to monitor mode programming be assembled.

The two modes of this program are similar in these respects:

- They both adhere to the same programming and erasing constraints as defined in **Program Algorithm**.
- They both use the same six RAM modules, assembler directives, variables, and constants.
- RAM utilization is almost identical for the two programs.
- They both use the same message format as described in Programming the MC68HC908GP20 in User Mode.

The primary differences are:

 Port A bit 0 is used for bidirectional communication in the monitor mode program instead of the SCI, for both RAM program loading as well as subsequent data downloading and device memory dumps/acknowledgments. The monitor mode program, of course, conforms to the communication protocol dictated by the monitor, rather than direct message passing used in the user mode program.

- The monitor mode program assumes an internal bus frequency of 2.45 MHz to generate the 9600 baud communication rate. If the bus frequency is different from this, then the baud rate will be proportionately different.
- The monitor mode program does not contain a module to set up the PLL, as the user mode program does, because of the built-in capability of the monitor to turn the PLL on.
- Instead of a load routine residing in FLASH and copying the necessary modules to RAM for execution, the monitor mode programs load the program into RAM from the host with the command set available in monitor mode. The program is first compiled and an S-record file is generated which the host program parses for downloading to the proper addresses in RAM.

Host Program

The host program for monitor mode programming used in this application note is the same as that used for user mode programming, that is, a Windows-based program executed on the PC. The only difference is that the host is put into an alternate mode in which it communicates with the target device in conformance with the monitor mode protocol requirements.

The basic functions of a suitable host program, including the one used in this application note, are:

- Allows entry of the eight security bytes and sends them to the GP20 in accordance with monitor mode timing requirements.
- Downloads the file (FP4.S19) containing the RAM program that the GP20 will utilize to receive serial data, program the FLASH, and dump its memory. This is done with a series of indexed write instructions.
- Initiates execution of the RAM program by configuring the data on the stack and then issuing the RUN command.

- Loads an S-record file with which to program the device.
 Alternatively, specifying the data to be programmed from within the program environment is also supported.
- Provides control logic to allow the operator to specify the range of FLASH to be programmed or erased and to communicate program data to the GP20 conforming to the message protocol that the RAM program expects. Additionally, the host should be able to provide verification of the data that is programmed and echoed back to it.

Conclusion

This application note describes a method of performing in-circuit serial programming of the FLASH memory in the MC68HC908GP20. The same general approach is followed for initial device programming, when monitor mode must be used, as when re-programming the device in user mode. In both situations, a program can be loaded into, and executed from, RAM which facilitates serial communication of data and commands from a host.

There are, of course, other ways of implementing FLASH programming.

One often-asked question is, "How many wires does it take to program the device?" Unfortunately, the answer to this question is not absolute, as it depends on how the user's target system is configured. In the best scenario, it takes only three wires to communicate with the target to program its FLASH.

This pre-supposes several existing or configurable conditions:

- The internal clock is adequate to generate an acceptable data rate to match the host's.
- The internal clock is high enough to create a charge pump frequency close to 2 MHz.
- Programming voltage can be generated on-board and can be applied to IRQ when necessary (when block protection is not set and when the reset vectors are not \$00).

- Communication data levels are at V_{DD} and ground potentials or RS-232 level translation is implemented on-board.
- For initial (blank-part) programming or reprogramming in monitor mode, monitor mode requirements can be met.

If any of these conditions cannot be met, then off-board circuitry, usually in the form of an interface board, is required and the number of connections to the target board increases.

This application note assumes that the above conditions can be met and that a PC is available which can serve as the host programmer. If this is the case, then nothing else is needed to do in-circuit serial programming.

Application Note




Figure 9. Main Program Flowchart





Figure 10. LDDATA Routine Flowchart








Figure 12. PRGFLSH Routine Flowchart




Figure 13. PRGPAGE Routine Flowchart

Source Code for FLASH Programming RAM Program

```
* LISTING NO.: 1
* FILE NAME: FP4.ASM
* PURPOSE: To provide a FLASH erase, program and verify program
* TARGET DEVICE: HC908GP20
* MEMORY USAGE - RAM: 1A0H BYTES
               ROM: 280H BYTES
* ASSEMBLER: CASM08
* VERSION: 1.02
* PROGRAM DESCRIPTION:
* This program loads a RAM routine with instructions/data
* located in FLASH memory that:
       Receives data over the SCI or Port A, bit 0
*
       Row-erases FLASH block if necessary
*
       Programs FLASH with received data
         Dumps specified row out comm port
         Bulk erases device upon command
* The program has assembler directives to be able to program in
* both user and monitor modes. In monitor mode, the generated S-record
* file will contain all of the necessary programming routines in RAM. It
* will not have any code that would reside out of RAM. In user mode, load
* routines are incorporated so that it could be contained in a user's
 application. The load routines load the programming routines into RAM and
* from there it looks just like the RAM routine executed in monitor mode.
* AUTHOR: Grant Whitacre
* LOCATION: Austin, Texas
* UPDATE HISTORY:
* REV AUTHOR
                      DATE
                                    DESCRIPTION OF CHANGE
* ===
      =============
                    =======
                                     _____
* 0.0 GRANT WHITACRE 03/04/98
                                     INITIAL VERSION
* 0.1 GRANT WHITACRE 04/15/98
                                     SECOND VERSION (FP2.ASM)-
                                     LOADS ALL RTNS INTO RAM
                                     SO RE-ENTRY INTO FLASH IS
                                     NOT NECESSARY. ALLOWS
*
                                     REPROGRAMMING OF ENTIRE
                                     FLASH ARRAY.
```

* 0.2 GRANT * * * *	'WHITACRI	G 06/22/98	CONSOLIDATES PROGRAM TO ALLOW BOTH USER MODE AND MONITOR MODE PROGRAMMING SELECTABLE BY ASSEMBLER DIRECTIVES
* GENERAL COD * Bit names a * used in the * as BSET and * a label tha *	re labele commands BCLR. A t will be	ed with <port name<br="">s that operate on bit name followed e used to form a b</port>	e> <bit number=""> and are individual bits, such d by a dot indicates bit mask. SWITCH (TESTMOD) TO</bit>
* KEEP FROM I	RIPPING (ON AN ILLEGAL MEMO	DRY WRITE BREAK IN FALLED FOR EASE OF

	BASE, MAG	CROS, SETS, CONDIT	FIONS, RAM DEFS, ETC.)
BASE 10D MONPROG: SET 0			;DEFAULT TO BASE 10 NUMBER DESIGNATION ;Remember: ACTIVE LOW!!!!!!!!!!!!!!!! ;IF SET, ALL (NECESSARY) ROUTINES WILL
			;BE ADDRESSED IN RAM INITIALLY; THIS ;VERSION WOULD BE USED AS THE S19 RECORD ;FILE THAT IS DOWNLOADED INTO RAM IN ;MONITOR MODE FOR FLASH PROGRAMMING
*Be sure to m TESTMOD: SET	-	set addresses of G	GET_PUT and PUT_BYTE if TESTMOD set!! ;SINCE WE GET AN ILLEGAL WRITE ERROR ;USING THE MMDS WHEN WE TRY TO WRITE TO ;EMULATED MEMORY, TESTMOD CAUSES A READ ;FROM FLASH LOCATION INSTEAD OF A WRITE ;TO IT. OF COURSE VERIFY NEVER WORKS ;UNDER THESE CIRCUMSTANCES. TURN OFF ;TEST MODE FOR REAL TARGET EXECUTION.
ERSDTST: SET	1		;SET TO FORCE A GOOD VERIFICATION OF ;ERASED STATE
* * * * * * * * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * * * * * * *	******
* PORT AND I/		~ -	*****
PORTA	EQU	\$00	;I/O PORT A
PORTB	EQU	\$01	;I/O PORT B
PORTC PORTD	EQU EQU	\$02 \$03	;I/O PORT C ;I/O PORT D
PORTE	EQU	\$07 \$07	;I/O PORT E
P7 P6 P5 P4 P3	EQU EQU EQU EQU EQU	7 6 5 4 3	;BIT #7 OF PORT

P2 P1 P0 P7. P6. P4. P3. P2. P1. P0. ****** DATA D DDRA	EQU EQU EQU EQU EQU EQU EQU EQU EQU PIRECTION EQU	2 1 0 \$80 \$20 \$10 \$08 \$04 \$02 \$01 REGISTERS A-E ********	;BIT POSITION P7
DDRB	EQU	\$05	PORT B DATA DIRECTION REGISTER
DDRC	EQU	\$06	;PORT C DATA DIRECTION REGISTER
DDRD	EQU	\$07	PORT D DATA DIRECTION REGISTER
DDRE	EQU	\$0C	PORT E DATA DIRECTION REGISTER
DDRE	ЕQU	ŞÜC	PORT E DATA DIRECTION REGISTER
***** CONFIG	1 REGIST	PRR ******************	*****
CONFIG1	EQU	\$001F	;CONFIG1 REGISTER
COPRS	EQU	7	
LVISTOP	EQU	6	
LVIRSTD	EQU	5	
LVIPWRD	EQU	4	
LVI5OR3	EQU	3	
SSREC	EQU	2	
STOP	EQU	1	
COPD	EQU	0	
COPRS.	EQU	\$80	
LVISTOP.	EQU	\$40	
LVIRSTD.	EQU	\$20	
LVIRSID.	EQU	\$10	
LVI5OR3.	EQU	\$08	
SSREC.	EQU	\$04	
STOP.	EQU	\$02	
COPD.	EQU	\$02 \$01	
COPD.	ЕQU	ŞÜT	
***** CONFIG	2 REGIST	PER ******************	******
CONFIG2	EQU	\$001E	;CONFIG2 REGISTER
*	EQU	7	
*	EQU	6	
*	EQU	5	
SEC	EQU	4	;Security
*	EQU	3	
*	EQU	2	
OSCSTOPEN	EQU	1	;Enable Oscillator during
			;STOP mode
SCIBDSRC	EQU	0	SCI baud rate clock source
* •	EQU	\$80	;BIT POSITION 7
* •	EQU	\$40	
* .	EQU	\$20	
SEC.	EQU	\$10	
* •	EQU	\$08	
* .	EQU	\$04	
OSCSTOPEN.	EQU	\$02	
SCIBDSRC.	EQU	\$01	

* * * * * *	FLASH CONTROL	REGISTER	*******
FLCR	EQU	\$FE08	;FLASH CONTROL REGISTER
FDIV1	EQU	7	
FDIV0	EQU	б	
BLK1	EQU	5	
BLK0	EQU	4	
HVEN	EQU	3	
VERF	EQU	2	;FOR 908GP20 ONLY
MARG	EQU	2	FOR 908XL36 ONLY
ERASE	EQU	1	
PGM	EQU	0	
FDIV1.	EQU	\$80	
FDIV0.	EQU	\$40	
BLK1.	EQU	\$20	
BLK0.	EQU	\$10	
HVEN.	EQU	\$08	
VERF.	EQU	\$04	
MARG.	EQU	\$04	
ERASE.	EQU	\$01 \$02	
PGM.	EQU	\$01 \$01	
PGM.	тÕО	QOT	
* * * * * *	BLOCK PROTECT	ION REGIS	TER *********************
FLBPR	EQU	\$FF80	;FLASH BLOCK PROTECTION
			;REGISTER
*	EQU	7	
*	EQU	6	
*	EQU	5	
*	EQU	4	
BPR3	EQU	3	
BPR2	EQU	2	
BPR1	EQU	1	
BPR0	EQU	0	
* .	EQU	\$80	
* .	EQU	\$40	
* .	EQU	\$20	
* .	EQU	\$10	
BPR3.	EQU	\$08	
BPR2.	EQU	\$04	
BPR1.	EQU	\$02	
BPR0.	EQU	\$01	
* * * * * *			************************
SCC1	EQU	\$13	;SCI CONTROL REGISTER 1
LOOPS	EQU	7	;BIT #7
ENSCI	EQU	6	
TXINV	EQU	5	
М	EQU	4	
WAKE	EQU	3	
ILTY	EQU	2	
PEN	EQU	1	
PTY	EQU	0	
LOOPS.	EQU	\$80	;BIT POSITION 7
ENSCI.	EQU	\$40	
TXINV.	EQU	\$20	
Μ.	EQU	\$10	
WAKE.	EQU	\$08	
ILTY.	EQU	\$04	
	~ -	•	

PEN. PTY.	EQU EQU	\$02 \$01	
SCC2 TIE TCIE RIE ILIE TE RE RWU SBK TIE. TCIE. RIE. ILIE. TE. RE. RWU. SBK.	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	\$14 7 6 5 4 3 2 1 0 \$80 \$40 \$20 \$10 \$08 \$04 \$02 \$01	;SCI CONTROL REGISTER 2 ;Transmit interrupt enable ;Idle line interrupt enable ;Transmit enable ;Receive enable ;Receiver wakeup enable ;Send break
SCC3 R8 T8 DMARE DMATE ORIE NEIE FEIE R8. T8. DMARE. DMARE. DMATE. ORIE. NEIE. FEIE. PEIE.	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	\$15 7 6 5 4 3 2 1 0 \$80 \$40 \$20 \$10 \$08 \$04 \$02 \$01	;SCI CONTROL REGISTER 3 ;Bit 8 receive (for 9-bit characters) ;Bit 8 transmit
SCS1 SCTE TC SCRF IDLE OR NF FE PE	EQU EQU EQU EQU EQU EQU EQU EQU EQU	\$16 7 6 5 4 3 2 1 0	;SCI STATUS REGISTER 1 ;BIT #7
SCTE. TC. SCRF. IDLE. OR. NF. FE. PE.	EQU EQU EQU EQU EQU EQU EQU	\$80 \$40 \$20 \$10 \$08 \$04 \$02 \$01	;BIT POSITION 7

SCS2 * *	EQU EQU EQU EQU	\$17 7 6 5	;SCI STATUS REGISTER 2 ;BIT #7
* * BKF RPF	EQU EQU EQU EQU EQU	4 3 2 1 0	
* . * . * . * . * .	EQU EQU EQU EQU EQU	\$80 \$40 \$20 \$10 \$08	;BIT POSITION 7
*. BKF. RPF.	EQU EQU EQU	\$04 \$02 \$01	
SCDR RDR TDR	EQU EQU EQU	\$18 \$18 \$18	;SCI Data ;SCI Receive Data (same as SCDR) ;SCI Transmit Data (same as SCDR)
SCBR * *	EQU EQU EQU	\$19 7 6	;SCI BAUD RATE REGISTER
SCP1 SCP0	EQU EQU	5	;SCI prescaler sel bit 1 00=clk/1, ;01=clk/3 ;SCI prescaler sel bit 0 10=clk/4,
RES	EQU	3	;11=clk/13
SCR2	EQU	2	;SCI baud rate sel bit 2 ;000=/1111=/128
SCR1 SCR0 *.	EQU EQU EQU	1 0 \$80	;SCI baud rate sel, bit 1 ;SCI baud rate sel, bit 0
*. SCP1. SCP0. RES.	EQU EQU EQU EQU	\$40 \$20 \$10 \$08	
SCR2. SCR1. SCR0.	EQU EQU EQU	\$04 \$02 \$01	
* APPLICATION	-SPECIFIC	C MEMORY AND I/O EQUATI	* * * * * * * * * * * * * * * * * * *
* PRESCALER F	OR THE SC	D DRIVES THE FDIV SETT CI. PD IS SET TO 2 IF THE 1 2	
	~		;4 = 4.92 MHZ, 8 = 8.0 MHZ
* ABS. ADDRES GET_PUT	S OF MONI EQU	ITOR ROUTINES COMMENTE \$FE97	D OUT IN TEST VERSION ;MON RTN TO GET A BYTE ON ;PTA0 AND ECHO BACK

PUT_BYTE	EQU	\$FEAA	;SEND A BYTE OUT PTAO
MONRTNS	EQU	\$B300	;MONITOR ROUTINES INCLUDED IN ;PROGRAM FOR TESTING
RSTVLOC	EQU	\$FFFE	;RESET VECTOR LOCATION
RAM	EQU	\$50	;FIRST ADDRESS OF RAM, ACTUALLY ;\$40 BUT WILL START AT \$50
NXTPAGE	EQU	\$100	
STCKSIZ	EQU	\$18	
PRGSTRT	EQU	\$F000	;START OF FLASH PROGRAM
LASTBYT	EQU	\$F0F0	
NXFPAGE	EQU	\$F100	
RAMPRG	EQU	RAM+\$58	;START OF RAM ROUTINE
	ШQU		/ START OF RAM ROOTINE
RAMPRSZ	EQU	\$197	;320 BYTES (MAX)
TESTDAT	EQU	\$C0	
XFRCODE	EQU	PRGSTRT+RAMPRG	
STUBINT	EQU	PRGSTRT+\$240	;PUT HERE FOR NOW -
	-2-		;SHOULD BE SAFE
VECSTRT	EQU	ŞFFDC	START OF USER VECTOR AREA
VEODINI	100	ŢI I DC	
PRGTRIES	EQU	25	;MAX. NUMBER OF PROGRAM TRIES
* MASKS FOR EF	RASE RANG	F.	
FARMASK	EQU		;FULL ARRAY
HARMASK	EQU	\$10	;HALF ARRAY
RW8MASK	EQU	\$20	;8 ROWS
ROWMASK	EQU	\$30	;1 ROW
ROWNADIC	ШQU	\$50	/1 Row
* PROGRAMMING	TIMES -	CHANGE THESE VALUES IF	F NECESSARY TO
* CHANGE TIMES	S! ALL TI	MES ARE IN MICROSECOND	DS
VTPGM	EQU	1000	;1000 – PROGRAM TIME
VHLFTER	EQU	50000	;1/2 ERASE TIME
VTKILL	EQU	200	;HIGH-VOLTAGE KILL TIME
VTHVD	EQU	50	;RETURN TO READ TIME
VTHVTV	EQU	50	;HVEN LOW TO VERF HIGH TIME
VTVTP	EQU	150	; VERF HIGH TO PGM LOW TIME
	~		
	E PROGRAM	MING TIMES (CALCULATIO	,
CTPGM	EQU	(VTPGM/6)	;DIVIDE BY 6 HERE TO NORMALIZE
CHLFTER	EQU	(VHLFTER/6)	;FOR NEXT STEP. PADDED FROM
CTKILL	EQU	(VTKILL/6)	;8 TO 6 TO COMPENSATE FOR ODD
CTHVD	EQU	(VTHVD/6)	;FREQUENCIES (2.45 AND 4.92 MHZ)
CTHVTV	EQU	(VTHVTV/6)	;AND TRUNCATION.
CTVTP	EQU	(VTVTP/6)	
* CPU SPEED-CO	ORRECTED	PROGRAMMING TIMES (TIM	IES ACTUALLY USED)
TPGM	EQU	(CPUSPD*CTPGM)	;Program time = 1000 µs @ 8 MHz
HLFTERA	EQU	(CPUSPD*CHLFTER)	;Half of Erase time = 50 μ s @ 8 MHz
TKILL	EQU	(CPUSPD*CTKILL)	; HV Kill time = 200 μ s
THVD	EQU	(CPUSPD*CTHVD)	;Return to read time = 50 μ s
THVTV	EQU	(CPUSPD*CTHVTV)	; HVEN low to VERF high time = 50 μ s
TVTP	EQU	(CPUSPD*CTVTP)	; VERF high to PGM low time = $150 \ \mu s$
	~ -	, ,	5 ··· · ···· -··· -00 po

* PLL EQUATES PLLCHK	EQU	0	;PLL CHECK BIT ON PORT B
* 908GP20 PLL PCTL PBWC DMCU	EQU EQU	\$0036 \$0037	;PLL Control Register ;PLL Bandwidth Control Register
PMSH PMSL PVRS	EQU	\$0038 \$0039 \$003A	;PLL Multiplier Select Register High ;PLL Multiplier Select Register Low ;PLL VCO Range Select Register
PRDS	EQU	\$003B	;PLL Reference Divider Select Register
* Initial Set *internal clo		32.768 kHz crystal c	lock to produce a 2.4576 MHz
P	EQU	0	;PLL Prescaler Program Bits (PRE) ;value of PCTL (def = 0)
Е	EQU	1	<pre>;PLL VCO Power-of-Two Range Select Bits ;(VCR) value of PCTL (def = 0)</pre>
NHI	EQU	1	;PLL Multiplier Select Bits (MUL) ;value of PMSH (def = 0)
NLO	EQU	\$2C	; PLL Multiplier Select Bits (MUL) ; value of PMSL (def = 0)
L	EQU	\$80	;PLL VCO Range Select Bits (VRS)
R	EQU	0	;PLL Reference Divider Select Bits ;(RDS) value of PRDS (def=1) ;0 value for R or N is ;interpreted as a 1
AUTO LOCK	EQU EQU	7 6	;Bit 7 of PBWC ;Bit 6 of PBWC
PLLON	EQU	5	;Bit 6 of PCTL
BCS	EQU	5 4	Bit 6 of PCTL Bit 4 of PCTL
BCS	EQU	4	
BCS *************** * VARIABLE DE	EQU ********* FINITIONS	4 ************************************	;Bit 4 of PCTL
BCS *************** * VARIABLE DE ************* * \$40-\$4F	EQU ********* FINITIONS ********* NOT USE	4 ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************** * VARIABLE DE ************* * \$40-\$4F * \$50	EQU ********* FINITIONS ********* NOT USEI TRANSFEI	4 ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************** * VARIABLE DE ************ * \$40-\$4F * \$50 * \$51-\$52 * \$53	EQU ********* FINITIONS ********* NOT USEI TRANSFEI FIRST AI DATA SI:	4 ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************** * VARIABLE DE ************ * \$40-\$4F * \$50 * \$51-\$52 * \$53 * \$54-\$93	EQU ********* FINITIONS ********* NOT USEI TRANSFEI FIRST AI DATA SI DATA ARI	4 ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************** * VARIABLE DE ************ * \$40-\$4F * \$50 * \$51-\$52 * \$53	EQU ********* FINITIONS ********* NOT USEI TRANSFEI FIRST AI DATA SI:	4 ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************ * VARIABLE DE *********** * \$40-\$4F * \$50 * \$51-\$52 * \$53 * \$54-\$93 * \$54-\$93 * \$94-\$A7 * \$A8-\$EF * \$F0-\$FF	EQU ********* FINITIONS ********* NOT USE TRANSFE FIRST AI DATA SI DATA ARI VARIABLI RAM PROO STACK	4 S & RAM SPACE USAGE ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS **************** * VARIABLE DE ************************************	EQU ********* FINITIONS ********* NOT USE TRANSFE FIRST AI DATA SI DATA ARI VARIABLI RAM PROO STACK RAM PROO	4 S & RAM SPACE USAGE ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************ * VARIABLE DE *********** * \$40-\$4F * \$50 * \$51-\$52 * \$53 * \$54-\$93 * \$54-\$93 * \$94-\$A7 * \$A8-\$EF * \$F0-\$FF	EQU ********* FINITIONS ********* NOT USE TRANSFE FIRST AI DATA SI DATA ARI VARIABLI RAM PROO STACK	4 S & RAM SPACE USAGE ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS **************** * VARIABLE DE ************************************	EQU ********* FINITIONS ********* TRANSFEI FIRST AI DATA SI DATA ARI VARIABLI RAM PROO STACK RAM PROO TOTAL	4 S & RAM SPACE USAGE ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************** * VARIABLE DE ************ * \$40-\$4F * \$50 * \$51-\$52 * \$53 * \$54-\$93 * \$94-\$A7 * \$A8-\$EF * \$F0-\$FF * \$100-\$23F * \$50-\$23F XFRSIZE FRSTADR	EQU ********* FINITIONS ******** TRANSFEI FIRST AI DATA SI: DATA ARI VARIABLI RAM PROO STACK RAM PROO TOTAL ORG F RMB RMB	4 ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************************************	EQU ********* FINITIONS ******** NOT USEI TRANSFEI FIRST AI DATA SI: DATA ARI VARIABLI RAM PROO STACK RAM PROO TOTAL ORG F RMB RMB RMB RMB	4 ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************** * VARIABLE DE ************ * \$40-\$4F * \$50 * \$51-\$52 * \$53 * \$54-\$93 * \$94-\$A7 * \$A8-\$EF * \$F0-\$FF * \$100-\$23F * \$50-\$23F XFRSIZE FRSTADR	EQU ********* FINITIONS ******** TRANSFEI FIRST AI DATA SI: DATA ARI VARIABLI RAM PROO STACK RAM PROO TOTAL ORG F RMB RMB	4 ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************************************	EQU ********* FINITIONS ******** NOT USEI TRANSFEI FIRST AI DATA SI: DATA ARI VARIABLI RAM PROO STACK RAM PROO TOTAL ORG F RMB RMB RMB RMB RMB RMB	4 ************************************	<pre>;Bit 4 of PCTL ************************************</pre>
BCS ************************************	EQU ********* FINITIONS ******** NOT USEI TRANSFEI FIRST AI DATA SI: DATA ARI VARIABLI RAM PROO STACK RAM PROO TOTAL ORG F RMB RMB RMB RMB RMB RMB RMB RMB RMB RMB	4 ************************************	<pre>;Bit 4 of PCTL ***********************************</pre>
BCS ************************************	EQU ********* FINITIONS ******** NOT USEI TRANSFEI FIRST AI DATA SI: DATA SI: DATA ARI VARIABLI RAM PROO STACK RAM PROO TOTAL ORG F RMB RMB RMB RMB RMB RMB RMB RMB RMB RMB	4 ************************************	<pre>;Bit 4 of PCTL ***********************************</pre>
BCS ************************************	EQU ********* FINITIONS ******** NOT USEI TRANSFEI FIRST AI DATA SI: DATA ARI VARIABLI RAM PROO STACK RAM PROO TOTAL ORG F RMB RMB RMB RMB RMB RMB RMB RMB RMB RMB	4 ************************************	<pre>;Bit 4 of PCTL ***********************************</pre>

RMB ;FDIV OF FLCR BIT MASK FDIVMSK 1 1 ;BYTE COUNT USED DURING PAGE PROG. BYTECNT RMB ARAYIDX RMB 1 ; INDEX INTO THE DATA ARRAY CURRBYT RMB 1 ;CURRENT BYTE BEING READ/WRITTEN (0-7) STATBYT RMB 1 ;STATUS OF PROGRAM SUCCESS -;BIT 7 = FAILED; BIT 6 = SUCCEEDED * Program Algorithm (User Mode Programming) * Initialize all variables and ports, PLL (if selected) and 1. * SCT * 2 Monitor SCI port for input of block of data to be * programmed and the start address. Load RAM with the data * array (up to 64 bytes), the start address and length of * data array. * 3. Transfer the following subroutines to * RAM at address RAMPRG * LDDATA Α. * MAINPRG в. * С. ERABLK * D. DELNUS PRGPAGE * Ε. * 4. Jump to first byte of main RAM program (RAMPRG). * 5 Execute RAM program MAINPRG and then return to SCI * port monitoring loop in RAM. * * Program Algorithm - Monitor Mode Programming * Monitor PTAO for input of block of data to be 1. * programmed and the start address. Load RAM with the data * array (up to 64 bytes), the start address and length of * data array. * Execute RAM program MAINPRG and then return to PTA0 2. monitoring loop in RAM. * * * START OF PROGRAM IFNE MONPROG ORG PRGSTRT START EQU * CLR PORTA CLR PORTB ;USING PTB1 AS outPUT FOR PLL INIT. MOV #\$02,DDRB #\$31,CONFIG1 ; DISABLE THE COP AND LVI MOV BRSET PLLCHK, PORTB, STFDV ; (IF PB0 = 1 THEN PLL OFF) PLLINIT JSR STFDV JSR SFINIT ;SET FDIV BITS ACCORDING TO CPU SPEED ;ALSO INITIALIZES THE SCI JSR LDRAMPR ;LOAD ENTIRE RAM PROGRAM * If testing code in FLASH to retain labels, then take following jump... XFRCODE ;LOAD DATA INTO RAM FROM SCI * JMP * ... otherwise jump to RAM to execute JMP RAMPRG

```
* NAME: PLLINIT
* PURPOSE: INITIALIZES THE PLL
* ENTRY CONDITIONS: NONE
* EXIT CONDITIONS: NONE
* SUBROUTINES CALLED:
* EXTERNAL VARIABLES USED:
* DESCRIPTION: EXECUTED OUT OF FLASH
* THE FOLLOWING INITIALIZES THE PLL FOR 2.4576 MHZ INTERNAL CLOCK
* BASED ON 32.768 KHZ EXTERNAL CRYSTAL CLOCK SO WE CAN CREATE A
* STANDARD BAUD RATE (9600) FOR COMMUNICATION AND AN ACCEPTABLE
* CHARGE PUMP FREQUENCY.
PLLINIT:
* Instruction Setup for 32.768 kHz => 2.4576 MHz (31 bytes total)
* P = 0, R = 1, E = 1, NHI = 1, NLO = 2CH, PVRS(L) = 80H
             CLR
                    PCTL
                                        ;turn PLL off (on by default)
                                        ;set E=1 (VPR0=1)
             BSET
                    0,PCTL
                                        ;N (hi byte) = 1
             BSET
                    0,PMSH
             MOV
                    #NLO,PMSL
                                        ;N (lo byte) = predefined
             MOV
                    #L,PVRS
                                        ;bit 6 on by default, L=80H
             BSET
                   PLLON, PCTL
             BSET
                   AUTO, PBWC
                                       ; put in auto bandwidth mode
                    LOCK, PBWC, *
             BRCLR
             BSET
                   BCS,PCTL
* TEST CODE FOR PLL SETUP
* Following tests the above PLL settings to see if the internal
* clock is set at the desired rate. Internal clock rate is 16x
* frequency sensed at bit 1 of port A.
*TESTPLL
            BSET
                    1,DDRB
                                        ;bit 1 set as output
*BITOFF
            BCLR
                    1, PORTB
                                        ;4 cycles
            NOP
            NOP
            NOP
                                        ;3 cycles
*BITON
                    1,PORTB
            BSET
                                        ;4 cycles
*
             BRCLR 0, PORTB, BITOFF
                                        ;5 CYCLES
                                        ;16 cycles
            RTS
* NAME: SFINIT
* PURPOSE: INITIALIZES THE SCI FOR DATA RECEPTION;
       INITIALIZES THE FDIV BITS
* ENTRY CONDITIONS:
* EXIT CONDITIONS:
* SUBROUTINES CALLED:
* EXTERNAL VARIABLES USED:
* DESCRIPTION: EXECUTED OUT OF FLASH
* DATA SHOULD BE IN THE FORM OF 1 START-BIT, 8 DATA-BITS,
* 1 STOP-BIT. BAUD RATE IS SET FOR 9600, BASED ON CPUSPD
SFINIT
             BSET
                    SCIBDSRC, CONFIG2
             LDA
                    #CPUSPD
                                        ;SET FDIV MASK FOR CURRENT CPU SPEED
             NSA
             LSLA
```

NOTONI	BCC MOV MOV BRA	NOT8MH #\$30,SCBR #\$C0,FDIVMSK XSCINIT	;fX/64/9600 = 13 (SCBR=\$30)
NOT8MH	LSLA BCC MOV MOV BRA	NOT4MH #\$03,SCBR #\$80,FDIVMSK XSCINIT	;fX/64/9600 = 8 (SCBR=\$03)
NOT4MH	MOV CLR	#\$02,SCBR FDIVMSK	;fB/64/9600 = 4 (SCBR=\$02)
XSCINIT			
	BSET MOV	ENSCI,SCC1 #\$0C,SCC2	;TURN THE SCI ON ;SET SCCR2 INITIAL VALUE ;TURNS ON TE & RE
	RTS		
* * * * * * * * * * * * *		* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
* * * * * * * * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
* NAME: LDRAM	PR		
		RAM PROGRAM AND ALL N	
* ENTRY CONDI			EC. SUBROUTINES
* EXIT CONDIT		-	
		N.E.	
* SUBROUTINES			
* EXTERNAL VA			
		ED OUT OF FLASH	
	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
LDRAMPR	LDHX	#RAMPRG	;STORE THE START LOCATION IN RAM
	STHX	TEMPH	;WHERE CODE IS TO BE TRANSFERRED
	LDHX	#XFRCODE	;LOAD 1ST ADDR OF FLASH CODE TO BE
NXTMOVE	MOV	X+,TEMP2	;TRANSFER LOCATION IN RAM
	PSHH		;
	PSHX		; PUSH CURRENT FLASH ADDDR TO STACK
	LDHX	TEMPH	;LOAD ADDRESSES THAT HOLD THE DEST.
	MOV	TEMP2,X+	;TRANSFER DATA FROM TRANSFER LOCATION
NEXT STHX	TEMPH		
	CPHX	#RAMPRG+RAMPRSZ	;TO NEXT LOCATION AT RAM DESTINATION
	PULX		; POP CURRENT FLASH ADDR FROM STACK
	PULH		
	BEO	XLDRAMP	
	CPHX	#LASTBYT	;SEE IF RAM DESTINATION IS LAST BYTE
	BNE	NXTMOVE	; IN PAGE 1 AND IF SO, INCREMENT THE
			IN PAGE I AND IF 50, INCREMENT THE
	LDHX	#NXFPAGE	
	PSHH		; DEST. REGISTERS (TEMPH-TEMPL) BY
	PSHX		;THE VALUE OF THE STACK SIZE (STCKSIZ)
	LDHX	TEMPH	
	LDHX	#NXTPAGE	
	STHX	TEMPH	
	PULX		
	DIT 11		
	PULH		
	PULH BRA	NXTMOVE	; IF NOT DONE, CONTINUE

ENDIF

* START OF CODE TO BE TRANSFERRED TO RAM IFNE MONPROG ORG XFRCODE ;CURRENTLY \$B0A8 ENDIF * OR - START OF THE MONITOR PROGRAM WHICH WE'LL ORG IN RAM IFEQ MONPROG ORG RAMPRG ;CURRENTLY \$A8 START: ENDIF * NAME: LDDATA * PURPOSE: LOAD RAM WITH USER'S DATA AND START ADDRESS VIA THE SCI; PROGRAMS AND THEN DUMPS DATA THAT IS DOWNLOADED; ONLY DUMPS DATA * IN ROW SPECIFIED IF NUMBER OF BYTES TO BE PROGRAMMED (DATASIZ) IS 0. * ENTRY CONDITIONS: * EXIT CONDITIONS: * SUBROUTINES CALLED: PRGFLSH, DUMPROW * EXTERNAL VARIABLES USED: * DESCRIPTION: EXECUTED OUT OF RAM * THE STRUCTURE OF THE DATA RECEIVED IS AS FOLLOWS: LOCATION DESCRIPTION RAM LOC. * ======== ------======== * COUNT OF THE TOTAL NUMBER OF 1 \$40 * BYTES TO BE SENT (INCL. THAT BYTE) * 2-3 THE FIRST ADDRESS WHERE THE \$41-\$42 * FOLLOWING DATA IS TO BE PROGRAMMED * 4 NUMBER OF BYTES TO BE PROGRAMMED \$43 * 5-68 ARRAY SPACE FOR DATA TO BE PROGRAMMED \$44-\$83 * IF A COUNT IS USED THAT IS GREATER THAN (PROGRAM LENGTH + 1) * THEN THE ROUTINE WILL HANG AFTER THE LAST PROGRAM BYTE IS SENT. * CONTINUOUSLY LOOPS LOOKING FOR NEW DATA ON THE SCI. MUST RESET * AFTER THE LAST ROW DOWNLOAD. * IF A DATA ARRAY IS RECEIVED WITH A NUMBER OF BYTES TO BE PROGRAMMED OF >= \$80 * THEN PROGRAM WILL CONSTRUE THIS AS A SIGNAL TO ERASE THE ENTIRE ARRAY. THIS * WAS THE MOST CONVENIENT WAY TO IMPLEMENT BULK ERASE WITHOUT HAVING TO HAVE * A COMMAND BYTE IN THE DATA STRUCTURE. LDDATA CLRH CLRA LDX ; POINT TO START OF RAM #RAM IFEQ MONPROG CLR FDIVMSK ENDIF WAITRX: IFEQ MONPROG JSR GET PUT NOP NOP ENDIF IFNE MONPROG BRCLR SCRF,SCS1,* ;WAIT FOR RX REGISTER TO FILL SCS1 LDA ; PART 1 OF CLEARING THE SCRF BIT LDA SCDR ; PART 2 OF CLEARING THE SCRF BIT ;READ DATA BYTE FROM RX REGISTER ENDIF

auraur	CDV	₩ ₽ № №	
СНКСНК	CPX BNE	#RAM STORNOW	;IF VALUE OF 1ST BYTE IS ZERO, THEN ;BAD START - KEEP LOOPING FOR NON-
	TSTA	STORNOW	The Start Real Booting For Non
	BEQ	WAITRX	;ZERO FIRST BYTE
STORNOW	STA	, X	;STORE THE DATA IN RAM
	INCX		; MOVE TO NEXT RAM LOCATION
	DBNZ	RAM,WAITRX	;DEC. PROG SIZE CNTR (1st BYTE)
			; IF ENTIRE PROG NOT LODED, CONT.
	LDA	DATASIZ	; IF SIZE OF DATA TO BE PROGRAMMED
	BEQ BPL	DUMP JUSTPRG	; IS 0, THEN ONLY DUMP THIS ROW.
	CLRA	0051110	
	ORA	#FARMASK	
	BSR	JERASE	;ERASEIT
	BRA	DUMP	
JUSTPRG	BSR	PRGFLSH	
DUMP	BSR	DUMPROW	
	BRA	LDDATA	
* * * * * * * * * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	*****
* NAME: DUMPR			
-		NTIRE 64-BYTE ROW THAT	I THE START ADDR IS IN
		-X CONTAINS THE NEXT A	
* EXIT CONDIT:			
* SUBROUTINES			
* EXTERNAL VA			
* DESCRIPTION			* * * * * * * * * * * * * * * * * * * *
DUMPROW	LDHX	FRSTADR	;PUT FIRST ADDR IN H-X
DOMPROW	TXA	FRSTADR	POI FIRST ADDR IN H-X
	AND	#\$C0	; PUT ON ROW BOUNDARY
	TAX		
RDBYTE	LDA	, X	
WAITTX			
IFEQ MONPROG	TOD		
	JSR NOP	PUT_BYTE	;SEND OUT PTA0
	NOP		
	NOP		
ENDIF	NOP		
	NOP		
ENDIF IFNE MONPROG			WATT FOD TDANGMET DEC. TO EMDTY
	BRCLR	SCTE, SCS1, WAITTX	;WAIT FOR TRANSMIT REG. TO EMPTY
	BRCLR PSHA		;WAIT FOR TRANSMIT REG. TO EMPTY
	BRCLR	SCTE, SCS1, WAITTX SCS1	;WAIT FOR TRANSMIT REG. TO EMPTY
	BRCLR PSHA LDA		;WAIT FOR TRANSMIT REG. TO EMPTY ;SEND EEPROM DATA TO SERIAL OUTPUT
	BRCLR PSHA LDA PULA	SCS1	
IFNE MONPROG	BRCLR PSHA LDA PULA STA INCX	SCS1	
IFNE MONPROG	BRCLR PSHA LDA PULA STA INCX TXA	SCS1 SCDR	;SEND EEPROM DATA TO SERIAL OUTPUT
IFNE MONPROG	BRCLR PSHA LDA PULA STA INCX TXA AND	SCS1 SCDR #\$3F	;SEND EEPROM DATA TO SERIAL OUTPUT ;MOVE TO NEXT ADDRESS
IFNE MONPROG	BRCLR PSHA LDA PULA STA INCX TXA	SCS1 SCDR	;SEND EEPROM DATA TO SERIAL OUTPUT

* FOLLOWING IS RELOCATABLE, DEPENDING ON WHERE THE PAGE BREAK FOR THE STACK IS TO BE LOCATED. MUST PLACE IT SO THAT THE BRANCH TO THE NEXT * PAGE IS AT LEAST PAST \$FF. BSR ;NEED A 1/2 BRANCH HERE JERASE ERASEIT LASTBYTE RTS ORG LASTBYTE+STCKSIZ ;STCKSIZ NEEDS TO BE SET AS EQUATE * NAME: PRGFLSH PURPOSE: ERASES (IF NECESSARY), PROGRAMS DATA IN DATA ARRAY AT LOCATION SPECIFIED, AND THEN VERIFIES. DATA MUST BE WITHIN A ROW BOUNDARY. * ENTRY CONDITIONS: NONE * EXIT CONDITIONS: NONE * SUBROUTINES CALLED: JERACH (ERACHK), JPRGPAG (PRGPAGE) * EXTERNAL VARIABLES USED: * DESCRIPTION: EXECUTED OUT OF FLASH PROGRAMMING ALGORITHM 1. LOAD FIRST ADDRESS; CLEAR BYTCNTR 2. SEE IF ADDRESS IS ON PAGE BOUNDARY. IF NOT, LOAD EXISTING DATA FROM CORRECT LOCATIONS IN FLASH TO FILL IN THE BEGINNING OF THE PAGE. 3. LOAD DATA FROM DATA BUFFER TO FILL (REST OF) PAGE OR UNTIL THE END OF THE DATA ARRAY IS REACHED, WHICHEVER COMES FIRST. 4. IF DATASIZ WAS NOT BIG ENOUGH TO COMPLETE CURRENT PAGE, THEN LOAD EXISTING DATA FROM CORRECT LOCATIONS IN FLASH TO FILL IN THE END OF THE PAGE. 5. INCREMENT BYTECNT ACCORDING TO HOW MANY BYTES OF DATA WERE USED FOR CURRENT PAGE. 6. PROGRAM PAGE WITH THE EIGHT BYTES OF LOADED DATA. 7. PERFORM VERIFICATION CHECK TO SEE IF PAGE WAS PROGRAMMED. IF NOT, THEN SEND A HIGH OUT THE "VERIFICATION FAILED" PORT AND RETURN TO FLASH. 8. CHECK TO SEE IF BYTECNT = DATASIZ. IF SO THEN RETURN TO FLASH. IF NOT, GO TO 3. * THIS ROUTINE CHECKS TO SEE IF THE FIRST ADDRESS OF THE DATA * TO BE PROGRAMMED IS ON A PAGE BOUNDARY, AND THE LAST ADDRESS * OF DATA TO BE PROGRAMMED IN AT THE END OF A PAGE. SINCE WE PROGRAM * WHOLE PAGES AT A TIME, WE'LL JUST REPROGRAM THOSE BYTES IN THE * PAGE BEFORE THE FIRST ADDRESS (IF NECESSARY) AND THOSE BYTES IN * THE PAGE AFTER THE LAST ADDRESS (IF NECESSARY) WITH THE VALUE * THAT ALREADY EXISTS THERE IN FLASH. PRGFLSH BSET 1, PORTB CLRA ORA FDIVMSK STA FLCR BSR ERACHK CLR BYTECNT L'DHX FRSTADR PSHX PSHH

NOSTUFF			
	DADS REST	OF OR ALL 8 BYTE	S INTO THE DATA BUFFER
	CLR	ARAYIDX	
NXTLOAD	CLRH		
	LDX	ARAYIDX	
	CPX	DATASIZ	;SEE IF ALL DATA IN
			;ARRAY HAS BEEN LOADED
	BEQ	NOMODAT	
	LDA	DATARAY,X	; WHERE X CONTAINS INDEX INTO ARRAY
	INC	ARAYIDX	
	LDX	BYTECNT	
	STA	DATA1,X	
	INCX		
	STX	BYTECNT	
	CPX	#08	
	BNE	NXTLOAD	
	PULH		
	PULX		
	BSR	JPRGPAG	
	PSHX		
	PSHH		
	CLR	BYTECNT	
	BRA	NXTLOAD	
NOMODAT	PULH		
	PULX		
	RTS		
		* * * * * * * * * * * * * * * * * * * *	***************************************
* NAME: ERACH			
			PROGRAMMED NEEDS TO BE
	-		Y. ERASE BITS (BLK0, BLK1)
			ALID ADDRESS FOR THIS RANGE
			VERIFY ERASE, AND THEN DO A NUMBER
		ASE. MAYBE LATER	CIF ENOUGH ROOM.
* ENTRY CONDIT			
* EXIT CONDIT: * SUBROUTINES			
	-		
* EXTERNAL VAN * DESCRIPTION			
			ALREADY ERASED, THIS
-	-		ROW THAT THIS DATA IS IN.

ERACHK MOV		, BYTECNT	;WANT TO KEEP THIS VALUE
ERACIIR MOV	DATASIZ	, DIIECNI	JUSED AS A COUNTER HERE
LDHX	FRSTADR		LOAD THE FIRST ADDR IN H:X
NXTCHK LDA	,X	-	LOAD THE DATA AT THIS ADDR
IFEQ ERSDTST	, 11		ADAD THE DATA AT THIS ADDA
TLEO EKODIDI	CLRA		
ENDIF	CHICA		
	BNE	ERAROW	; IF NOT ZERO, THEN ERASE ROW
		#01	
	AIX	#01 BYTECNT, NXTCHK	
	AIX DBNZ	BYTECNT, NXTCHK	
ERAROW	AIX DBNZ BRA		
ERAROW	AIX DBNZ BRA CLRA	BYTECNT , NXTCHK XERACHK	
ERAROW	AIX DBNZ BRA	BYTECNT, NXTCHK	RELOAD ADDRESS IN CASE ENTRY WAS AT ERASEIT

	ORA ORA	FDIVMSK #ERASE.	
	STA	FLCR	;SET FDIV MASK BASED ON CPU SPEED
ERABLK IFEQ TESTMOD	LDA	FLBPR	
ENDIF	LDA	, X	
IFNE TESTMOD			
	STA	, X	
ENDIF	LDHX	#FLCR	FOLLOWING SETS THE HVEN BIT IN FLCR
	LDAL	,X	FOLLOWING SEIS INE NVEN BII IN FLCK
	ORA	#HVEN.	
	STA	, X	
	LDHX	#HLFTERA	;DELAY FOR 1/2 OF TERA
	BSR	DELNUS	
	LDHX BSR	#HLFTERA DELNUS	;DELAY FOR 1/2 OF TERA
	LDHX	#FLCR	CLEARS THE HVEN BIT
	LDA	, X	
	EOR	#HVEN.	
	STA	, X	
	LDHX	#TKILL	;DELAY FOR TKILL
	BSR LDHX	DELNUS #FLCR	CLEAR ERASE BIT
	LDAL	,X	CLEAR ERASE BII
	EOR	#ERASE.	
	STA	, X	
	LDHX	#THVD	;DELAY FOR THVD
	BSR	DELNUS	
XERACHK JPRGPAG	RTS BSR	PRGPAGE	;NEEDED TO STAY IN RANGE
UPRGPAG	RTS	FRGFAGE	INEEDED TO STAT IN RANGE
* * * * * * * * * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * *
* NAME: DELNU	-		
* PURPOSE: DE			
		-X CONTAINS THE TIME DE ESERVES THE CONTENTS OF	
* SUBROUTINES			
* EXTERNAL VA			
* DESCRIPTION	: EXECUTE	ED OUT OF RAM	
		* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * *
DELNUS	PSHA		
	PSHH PULA		
* FOLLOWING L		JTES H-X NUMBER OF TIM	ES; 99.6% OF THE
* TIME THIS LO	OOP IS 8	CYCLES IN DURATION WHI	ICH IS 1 uS @ 8 MHz
D1US TSTX			;(1) X
	BNE	NOADEC	;(3) X
	TSTA	VDEI MIC	;(1)
	BEQ DECA	XDELNUS	; (3) ; (1)
NOADEC	DECX		;(1) X
	BRA	D1US	;(3) X
XDELNUS PULA			
	RTS		;(4) RETURN AFTER WANTED DELAY

_

* NAME: PRGPAGE						
* PURPOSE: PROGRAMS A PAGE (8 BYTES) OF FLASH						
* ENTRY CONDITIONS: H-X REG. LOADED WITH FIRST ADDRESS TO BE						
	* PROGRAMMED; DATA1-DATA8 HAS BEEN LOADED					
* EXIT CONDIT:	IONS: NON	E				
* SUBROUTINES	CALLED:	DELNUS				
* EXTERNAL VA	RIABLES U	SED:				
* DESCRIPTION	: EXECUTE	D OUT OF RAM				
* * * * * * * * * * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	***************************************			
PRGPAGE	PSHA		;(A) SAVE CONTENTS OF ACCUMULATOR			
	MOV	<pre>#PRGTRIES,TEMP2</pre>				
PRGLOOP	CLR	REPROG				
	LDA	FDIVMSK	;SET FDIV MASK FOR CURRENT CPU SPEED			
	ORA	#PGM.	;SET PGM BIT			
	STA	FLCR	;WRITE THIS TO THE FLASH CONTROL REG.			
	LDA	FLBPR	;READ FROM BLOCK PROT. REG.			
	PSHH		;(B)			
	PSHX		;(C) PUSH LO BYTE OF ADDR TO STACK			
	CLR	BYTECNT	;SET BYTE COUNT TO 0			
	CLRX					
LDNOTHR	CLRH					
	LDA	DATA1,X				
	PULX		;(C') POP LO BYTE OF ADDR BACK INTO X			
	PULH		;(B')			
IFEQ TESTMOD			;READ INSTEAD OF WRITE DURING TESTING			
	LDA	, X	;TO PREVENT ILLEGAL ADDRESS ACCESS			
ENDIF						
IFNE TESTMOD						
	STA	, X	;STORE DATA TO ADDR SPEC. BY H-X			
ENDIF						
	AIX	#\$01	; INCREMENT THE ADDRESS			
	PSHH		;(B) PUSH LO BYTE OF ADDR BACK TO STACK			
	PSHX		; (C)			
	INC	BYTECNT	; INCREMENT THE BYTE COUNTER			
	LDX	BYTECNT	;LOAD X WITH BYTE COUNT			
	CPX	#\$08				
	BNE	LDNOTHR				
	PULX		;C'			
	PULH		;B'			
	AIX	#-1				
	PSHH		;B			
	PSHX		;C			
	LDHX	#FLCR	;FOLLOWING SETS THE HVEN BIT IN FLCR			
	LDA	, X				
	ORA	#HVEN.				
	STA	, X				
	PSHX		;(D) PUSH FLCR (LO BYTE) TO STACK			
	PSHH		;(E) PUSH FLCR (HI BYTE) TO STACK			
	LDHX	#TPGM				
	BSR	DELNUS				
			;FOLLOWING CLEARS THE HVEN BIT			
	PULH		;(E') POP FLCR (HI BYTE) FROM STACK			
	PULX		;(D') POP FLCR (LO BYTE) FROM STACK			
	LDA	, X				
	EOR	#HVEN.				

	STA	, X	
	PSHX		;(D) PUSH FLCR (LO BYTE) TO STACK
	PSHH		;(E) PUSH FLCR (HI BYTE) TO STACK
	LDHX BSR	#THVTV DELNUS	;DELAY FOR THVTV
			;SET THE MARG BIT
	PULH		;(E') POP FLCR (HI BYTE) FROM STACK
	PULX		;(D') POP FLCR (LO BYTE) FROM STACK
	LDA	, X	
	ORA	#MARG.	
	PSHX		; (D) PUSH FLCR (LO BYTE) TO STACK
	PSHH LDHX	#TVTP	;(E) PUSH FLCR (HI BYTE) TO STACK ;DELAY FOR TVTP
	BSR	#IVIP DELNUS	DELAI FOR IVIP
	BRA	CLRPGM	
HALFBRA BRA			
	INCLO		CLEAR THE PGM BIT
CLRPGM PULH			;(E') POP FLCR (HI BYTE) FROM STACK
	PULX		; (D') POP FLCR (LO BYTE) FROM STACK
	LDA	, X	
	EOR	#PGM.	
	STA	, X	
	LDHX	#THVD	;DELAY FOR THVD
	BSR	DELNUS	
		N PROGRAMMED AND CHECK SET AT 8 SO LEAVE IT #DATA1+7,CURRBYT	IT WITH DATA1-DATA8 ;(C') POP PG LST ADDR (LO-B) FRM STACK ;(B') POP PG LST ADDR (HI-B) FRM STACK
RDNOTHR	LDA	,X	;NOW READ DATA AND STORE THEM
	DECX	,	JEC THIS ADDR NOW BEFORE PUSHING IT
	PSHX		;(B) PUSH PG ADDR (LO-B) TO STACK
	PSHH		; (C)
	CLRH		
	LDX	CURRBYT	
	CMP	, X	
	PULH		;(C')
	PULX		;(B') POP PG ADDR (LO-B) FR STACK
	BNE	FAILVER	
	DEC	CURRBYT	
	DBNZ	BYTECNT, RDNOTHR	;DECREMENT THE BYTE COUNTER
FAILVER	DBNZ BRA	BYTECNT, RDNOTHR PASSVER	
PASSVER INCX	DBNZ	BYTECNT, RDNOTHR	;DECREMENT THE BYTE COUNTER ;STORE A VALUE IN REPROG TO SIGNAL A ;REPROG OF PAGE
	DBNZ BRA MOV	BYTECNT, RDNOTHR PASSVER	;STORE A VALUE IN REPROG TO SIGNAL A ;REPROG OF PAGE
	DBNZ BRA MOV TXA	BYTECNT, RDNOTHR PASSVER #\$01,REPROG	;STORE A VALUE IN REPROG TO SIGNAL A ;REPROG OF PAGE ;PUT ADDR OF 1ST BYTE OF THIS PAGE
	DBNZ BRA MOV TXA AND	BYTECNT, RDNOTHR PASSVER	;STORE A VALUE IN REPROG TO SIGNAL A ;REPROG OF PAGE
	DBNZ BRA MOV TXA AND TAX	BYTECNT, RDNOTHR PASSVER #\$01,REPROG	;STORE A VALUE IN REPROG TO SIGNAL A ;REPROG OF PAGE ;PUT ADDR OF 1ST BYTE OF THIS PAGE ;INTO H:X REGARDLESS OF FAIL/PASS
	DBNZ BRA MOV TXA AND TAX PSHH	BYTECNT, RDNOTHR PASSVER #\$01,REPROG	;STORE A VALUE IN REPROG TO SIGNAL A ;REPROG OF PAGE ;PUT ADDR OF 1ST BYTE OF THIS PAGE ;INTO H:X REGARDLESS OF FAIL/PASS ;(B) PUSH PG 1ST ADDR (LO-B) TO STACK
	DBNZ BRA MOV TXA AND TAX PSHH PSHX	BYTECNT, RDNOTHR PASSVER #\$01,REPROG #\$F8	;STORE A VALUE IN REPROG TO SIGNAL A ;REPROG OF PAGE ;PUT ADDR OF 1ST BYTE OF THIS PAGE ;INTO H:X REGARDLESS OF FAIL/PASS ;(B) PUSH PG 1ST ADDR (LO-B) TO STACK ;(C)
	DBNZ BRA MOV TXA AND TAX PSHH PSHX LDHX	BYTECNT,RDNOTHR PASSVER #\$01,REPROG #\$F8 #FLCR	;STORE A VALUE IN REPROG TO SIGNAL A ;REPROG OF PAGE ;PUT ADDR OF 1ST BYTE OF THIS PAGE ;INTO H:X REGARDLESS OF FAIL/PASS ;(B) PUSH PG 1ST ADDR (LO-B) TO STACK
	DBNZ BRA MOV TXA AND TAX PSHH PSHX LDHX LDA	BYTECNT, RDNOTHR PASSVER #\$01,REPROG #\$F8 #FLCR ,X	;STORE A VALUE IN REPROG TO SIGNAL A ;REPROG OF PAGE ;PUT ADDR OF 1ST BYTE OF THIS PAGE ;INTO H:X REGARDLESS OF FAIL/PASS ;(B) PUSH PG 1ST ADDR (LO-B) TO STACK ;(C)
	DBNZ BRA MOV TXA AND TAX PSHH PSHX LDHX	BYTECNT,RDNOTHR PASSVER #\$01,REPROG #\$F8 #FLCR	<pre>;STORE A VALUE IN REPROG TO SIGNAL A ;REPROG OF PAGE ;PUT ADDR OF 1ST BYTE OF THIS PAGE ;INTO H:X REGARDLESS OF FAIL/PASS ;(B) PUSH PG 1ST ADDR (LO-B) TO STACK ;(C)</pre>

PTPA	BEQ DEC PULX PULH BNE	PASSED TEMP2 HALFBRA	;(C') POP PG 1ST ADDR (LO-B) FR STACK ;(B') POP PG 1ST ADDR (HI-B) FR STACK ;TRY IT AGAIN		
	BRA	FAILJMP			
PASSED	PULX PULH		; (C') ; (B')		
FAILJMP	AIX	#08	;INDEX TO NEXT PAGE		
XPRGPAG	PULA		;(A') RESTORE ACCUM		
ENDRAMP	RTS				
IFNE MONPROG ************************************					
* INTERRUPT SERVICE ROUTINES ************************************					
CLRINT	ORG RTI	STUBINT			

" INIERRUPI AND RESEI VECIORS					
	ORG	RSTVLOC			
RSTVEC	FDB *******	START	* * * * * * * * * * * * * * * * * * * *		
ENDIF			;PUT HERE TO TAKE OUT VECTOR ;IN MONPROG S19 FILE		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death masociated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (\widehat{A}) are registered trademarks of Motorola, Inc. Motorola, Inc. So an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution, P.O. Box 5405, Denver, Colorado 80217, 1-800-441-2447 or 1-303-675-2140. Customer Focus Center, 1-800-521-6274

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan. 03-5487-8488 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd., 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298 Mfax[™], Motorola Fax Back System: RMFAX0@email.sps.mot.com; http://sps.motorola.com/mfax/;

TOUCHTONE, 1-602-244-6609; US and Canada ONLY, 1-800-774-1848

HOME PAGE: http://motorola.com/sps/



Mfax is a trademark of Motorola, Inc.

© Motorola, Inc., 1999