

NOTES, UNLESS OTHERWISE SPECIFIED


1. VCC PIN LOCATIONS :

VCC IS APPLIED TO PIN 8 OF ALL 8-PIN IC'S, PIN 14 OF ALL 14-PIN IC'S, PIN 16 OF ALL 16-PIN IC'S, PIN 20 OF ALL 20-PIN IC'S, ETC.

2. GROUND PIN LOCATIONS :

GROUND IS APPLIED TO PIN 4 OF ALL 8-PIN IC'S, PIN 7 OF ALL 14-PIN IC'S, PIN 8 OF ALL 16-PIN IC'S, PIN 10 OF ALL 20-PIN IC'S, ETC.

3. DEVICE TYPE, PIN NUMBERS, AND REFERENCE DESIGNATOR OF GATES ARE SHOWN AS FOLLOWS :



7407 = DEVICE TYPE
1 AND 2 = PIN NUMBERS
U1A = REFERENCE DESIGNATORS

4. RESISTANCE VALUES ARE IN OHMS.

5. RESISTORS ARE 1/4 WATT, 5%.


6. CAPACITANCE VALUES ARE IN MICROFARADS.

M68EML05P6A EMULATION MODULE

REVISIONS


ECN #	PCB REV	SCH REV	DESCRIPTION	DATE
125	O	2	Test mode timing is on E and not PH2 as expected. Change clock for early signals to PH2*. Cut LOCKOUT from U6 SETDFF pin. Cut LVDD from the U2 SETDFF pin. Diode on WR DDRD signal to ensure write of 0 to DDRD7. Redo RESET circuit for LV Bidi.	10/21/96
126	A	3	Implement modifications from ECO 125 in new rev of PWB.	10/22/96
129	A	4	Changed SCLK signal from PH2 to E-EM. Provided LOCKOUT signal buffered through MACH to A/D PRU.	2/25/97

Decouple Caps for ICs as labeled.
All caps are 0.1 uF @ 50 V




GROUND PLANE ----> GND-1




SPLIT POWER PLANE ----> VCC-1 & LVDD-1




TEST POINT FOR
LVDD ADJUST



Spare Gates



VOLTAGE REGULATOR




ORCAD IV FLAT FILES


LINK
LP6AR4S2.SCH
LP6AR4S3.SCH
LP6AR4S4.SCH
LP6AR4S5.SCH
LP6AR4S6.SCH
LP6AR4S7.SCH

COMPUTER GENERATED DRAWING : DO NOT REVISE MANUALLY


CSIC DEVELOPMENT TOOLS		
Title M68EML05P6A EMULATION MODULE		
Size	Document Number	REV
B	63BSE90895W	4
Date:	February 25, 1997	Sheet 1 of 7




ADDRESS/DATA BUS LEVEL CONVERSION



CLK SRC




PORT A CONVERSION




CSIC DEVELOPMENT TOOLS			
Title	M68EML05P6A EMULATION MODULE		
Size	Document Number		REV
B	63BSE90895W		4
Date:	February 17, 1997	Sheet	5 of 7


PORT A INTERRUPT LOGIC



PC0:1 HIGH CURRENT SINK AND SOURCE




TGT-RESET LEVEL CONVERSION



CSIC DEVELOPMENT TOOLS		
Title		
M68EML05P6A EMULATION MODULE		
Size	Document Number	REV
B	63BSE90895W	4
Date:	February 17, 1997	Sheet 6 of 7

A/D PORT REPLACEMENT



CSIC DEVELOPMENT TOOLS		
Title		
M68EML05P6A EMULATION MODULE		
Size	Document Number	REV
B	63BSE90895W	4
Date:	February 17, 1997	Sheet 7 of 7