

This version was produced for on-line distribution and is not available at the Motorola Literature Distribution Center

Technical Supplement

MC68HC912B32 Electrical Characteristics

The MC68HC912B32 microcontroller unit (MCU) is a 16-bit device composed of standard on-chip peripherals including a 16-bit central processing unit (CPU12), 32-Kbyte flash EEPROM, 1-Kbyte RAM, 768-byte EEPROM, an asynchronous serial communications interface (SCI), a serial peripheral interface (SPI), an 8-channel timer and 16-bit pulse accumulator, an 8-bit analog-to-digital converter (ADC), a four-channel pulse-width modulator (PWM), and a J1850-compatible byte data link communications module (BDLC). The chip is the first 16-bit microcontroller to include both byte-erasable EEPROM and flash EEPROM on the same device. System resource mapping, clock generation, interrupt control and bus interfacing are managed by the Lite integration module (LIM). The MC68HC912B32 has full 16-bit data paths throughout, however, the multiplexed external bus can operate in an 8-bit narrow mode so single 8-bit wide memory can be interfaced for lower cost systems.

This supplement contains the most accurate electrical information for the MC68HC912B32 microcontroller available at the time of publication. The information should be considered preliminary and is subject to change. The following characteristics are contained in this document:

Table 1 Maximum Ratings

Table 2 Thermal Characteristics

Table 3 DC Electrical Characteristics

Table 4 Supply Current

Table 5 ATD DC Electrical Characteristics

Table 6 Analog Converter Characteristics (Operating)

Table 7 ATD AC Characteristics (Operating)

Table 8 ATD Maximum Ratings

Table 9 EEPROM Characteristics

Table 10 Flash EEPROM Characteristics

Table 11 Pulse Width Modulator Characteristics

Table 12 Control Timing

Table 13 Peripheral Port Timing

Table 14 Multiplexed Expansion Bus Timing

Table 15 SPI Timing

PRELIMINARY



Table 1 Maximum Ratings¹

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}, V_{DDA}, V_{DDX}	-0.3 to +6.5	V
Input voltage	V_{IN}	-0.3 to +6.5	V
Operating temperature range ² MC68HC912B32FU MC68HC912B32CFU MC68HC912B32VFU MC68HC912B32MFU	T_A	T_L to T_H 0 to +70 -40 to +85 -40 to +105 -40 to +125	°C
Storage temperature range	T_{stg}	-55 to +150	°C
Current drain per pin ³ Excluding V_{DD} and V_{SS}	I_{IN}	±25	mA
V_{DD} differential voltage	$V_{DD}-V_{DDX}$	6.5	V

NOTES:

1. Permanent damage can occur if maximum ratings are exceeded. Exposures to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
2. Refer to MC68HC912B32TS/D Technical Summary for complete part numbers.
3. One pin at a time, observing maximum power dissipation limits. Internal circuitry protects the inputs against damage caused by high static voltages or electric fields; however, normal precautions are necessary to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Extended operation at the maximum ratings can adversely affect device reliability. Tying unused inputs to an appropriate logic voltage level (either GND or V_{DD}) enhances reliability of operation.

Table 2 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Average junction temperature	T_J	$T_A + (P_D \times \Theta_{JA})$	°C
Ambient temperature	T_A	User-determined	°C
Package thermal resistance (junction-to-ambient) 80-pin quad flat pack (QFP)	Θ_{JA}	85	°C/W
Total power dissipation ¹	P_D	$\frac{P_{INT} + P_{I/O}}{K}$ or $\frac{K}{T_J + 273^\circ\text{C}}$	W
Device internal power dissipation	P_{INT}	$I_{DD} \times V_{DD}$	W
I/O pin power dissipation ²	$P_{I/O}$	User-determined	W
A constant ³	K	$\frac{P_D \times (T_A + 273^\circ\text{C})}{\Theta_{JA} \times P_D^2} +$	$W \cdot ^\circ\text{C}$

NOTES:

1. This is an approximate value, neglecting $P_{I/O}$.
2. For most applications $P_{I/O} \ll P_{INT}$ and can be neglected.
3. K is a constant pertaining to the device. Solve for K with a known T_A and a measured P_D (at equilibrium). Use this value of K to solve for P_D and T_J iteratively for any value of T_A .

Table 3 DC Electrical Characteristics

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L \text{ to } T_H$, unless otherwise noted

Characteristic	Symbol	Min	Max	Unit
Input high voltage, all inputs	V_{IH}	$0.7 \times V_{DD}$	$V_{DD} + 0.3$	V
Input low voltage, all inputs	V_{IL}	$V_{SS} - 0.3$	$0.2 \times V_{DD}$	V
Output high voltage, all I/O and output pins except XTAL Normal drive strength $I_{OH} = -10.0 \mu\text{A}$ $I_{OH} = -0.8 \text{ mA}$	V_{OH}	$V_{DD} - 0.2$	—	V
		$V_{DD} - 0.8$	—	V
Reduced drive strength $I_{OH} = -4.0 \mu\text{A}$ $I_{OH} = -0.3 \text{ mA}$		$V_{DD} - 0.2$	—	V
		$V_{DD} - 0.8$	—	V
Output low voltage, all I/O and output pins except XTAL Normal drive strength $I_{OL} = 10.0 \mu\text{A}$ $I_{OL} = 1.6 \text{ mA}$	V_{OL}	—	$V_{SS} + 0.2$	V
		—	$V_{SS} + 0.4$	V
Reduced drive strength $I_{OL} = 3.6 \mu\text{A}$ $I_{OL} = 0.6 \text{ mA}$		—	$V_{SS} + 0.2$	V
		—	$V_{SS} + 0.4$	V
Input leakage current ¹ $V_{in} = V_{DD}$ or V_{SS} All input only pins except \overline{IRQ} , ATD ² and V_{FP} $V_{in} = V_{DD}$ or V_{SS} \overline{IRQ}	I_{in}	—	± 2.5	μA
		—	± 10	μA
Three-state leakage, I/O ports, BKGD, and \overline{RESET}	I_{OZ}	—	± 2.5	μA
Input capacitance All input pins and ATD pins (non-sampling) ATD pins (sampling) All I/O pins	C_{in}	—	10	pF
		—	15	pF
		—	20	pF
Output load capacitance All outputs except PS[7:4] PS[7:4] when configured as SPI	C_L	—	90	pF
		—	200	pF
Programmable active pull-up current P, S, T \overline{XIRQ} , \overline{DBE} , \overline{LSTRB} , R/\overline{W} , ports A, B, DLC, MODA, MODB active pull down during reset BKGD passive pull up	I_{APU}	50	500	μA
		50	500	μA
		50	500	μA
Resistive pull-up current, \overline{IRQ}/V_{PP} ³ Pin voltage = 0V Pin voltage = 18V	I_{RPU}	50	500	μA
		250	1000	μA

NOTES:

1. Specification is for parts in the -40 to +85°C range. Higher temperature ranges will result in increased current leakage.
2. See **Table 5 ATD DC Electrical Characteristics**.
3. V_{PP} function of this pin is used for factory test purposes only.

PRELIMINARY

Table 4 Supply Current

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H , unless otherwise noted

Characteristic	Symbol	2 MHz	4 MHz	8 MHz	Unit
Maximum total supply current					
RUN:					
Single-chip mode	I_{DD}	TBD	TBD	TBD	mA
Expanded mode		TBD	TBD	TBD	mA
WAIT: (All peripheral functions shut down)					
Single-chip mode	W_{IDD}	TBD	TBD	TBD	mA
Expanded mode		TBD	TBD	TBD	mA
STOP:					
Single-chip mode, no clocks	S_{IDD}				μA
-40 to +85		10	10	10	μA
+85 to +105		25	25	25	μA
+105 to +125		50	50	50	μA
Maximum power dissipation ¹					
Single-chip mode	P_D	TBD	TBD	TBD	mW
Expanded mode		TBD	TBD	TBD	mW

NOTES:

1. Includes I_{DD} and I_{DDA} .

Table 5 ATD DC Electrical Characteristics

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H , ATD Clock = 2 MHz, unless otherwise noted

Characteristic	Symbol	Min	Max	Unit
Analog supply voltage	V_{DDA}	4.5	5.5	V
Analog supply current				
Normal operation	I_{DDA}		1.0	mA
STOP			10	μA
Reference voltage, low	V_{RL}	V_{SSA}	$V_{DDA}/2$	V
Reference voltage, high	V_{RH}	$V_{DDA}/2$	V_{DDA}	V
V_{REF} differential reference voltage ¹	$V_{RH} - V_{RL}$	4.5	5.5	V
Input voltage ²	V_{INDC}	V_{SSA}	V_{DDA}	V
Input current, off channel ³	I_{OFF}		100	nA
Reference supply current	I_{REF}		250	μA
Input capacitance				
Not Sampling	C_{INN}		10	pF
Sampling	C_{INS}		15	pF

NOTES:

1. Accuracy is guaranteed at $V_{RH} - V_{RL} = 5.0\text{V} \pm 10\%$.
2. To obtain full-scale, full-range results, $V_{SSA} \leq V_{RL} \leq V_{INDC} \leq V_{RH} \leq V_{DDA}$.
3. Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each 10°C decrease from maximum temperature.

PRELIMINARY

Table 6 Analog Converter Characteristics (Operating)

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H , ATD Clock = 2 MHz, unless otherwise noted

Characteristic	Symbol	Min	Typical	Max	Unit
8-bit resolution ¹	1 count		20		mV
Differential non-linearity ²	DNL	-0.5		+0.5	count
Integral non-linearity ²	INL	-1		+1	count
Absolute error ^{2,3} 2, 4, 8, and 16 ATD sample clocks	AE	-1		+1	count
Maximum source impedance	R_S		20	See note ⁴	K Ω

NOTES:

- $V_{RH} - V_{RL} \geq 5.12\text{V}$; $V_{DDA} - V_{SSA} = 5.12\text{V}$
- At $V_{REF} = 5.12\text{V}$, one 8-bit count = 20 mV.
- Eight-bit absolute error of 1 count (20 mV) includes 1/2 count (10 mV) inherent quantization error and 1/2 count (10 mV) circuit (differential, integral, and offset) error.
- Maximum source impedance is application-dependent. Error resulting from pin leakage depends on junction leakage into the pin and on leakage due to charge-sharing with internal capacitance. Error from junction leakage is a function of external source impedance and input leakage current. Expected error in result value due to junction leakage is expressed in voltage (V_{ERRJ}):

$$V_{ERRJ} = R_S \times I_{OFF}$$

where I_{OFF} is a function of operating temperature. Charge-sharing effects with internal capacitors are a function of ATD clock speed, the number of channels being scanned, and source impedance. For 8-bit conversions, charge pump leakage is computed as follows:

$$V_{ERRJ} = .25\text{pF} \times V_{DDA} \times R_S \times \text{ATDCLK}/(8 \times \text{number of channels})$$

Table 7 ATD AC Characteristics (Operating)

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H , ATD Clock = 2 MHz, unless otherwise noted

Characteristic	Symbol	Min	Max	Unit
ATD operating clock frequency	f_{ATDCLK}	0.5	2.0	MHz
Conversion time per channel $0.5 \text{ MHz} \leq f_{\text{ATDCLK}} \leq 2 \text{ MHz}$ 16 ATD clocks 30 ATD clocks	t_{CONV}	8.0 15.0	32.0 60.0	μs μs
Stop and ATD power up recovery time ¹ $V_{DDA} = 5.0\text{V}$	t_{SR}		10	μs

NOTES:

- From the time ADPU is asserted until the time an ATD conversion can begin.

PRELIMINARY

Table 8 ATD Maximum Ratings

Characteristic	Symbol	Value	Units
ATD reference voltage $V_{RH} \leq V_{DDA}$ $V_{RL} \geq V_{SSA}$	V_{RH} V_{RL}	-0.3 to +6.5 -0.3 to +6.5	V V
V_{SS} differential voltage	$ V_{SS}-V_{SSA} $	0.1	V
V_{DD} differential voltage	$V_{DD}-V_{DDA}$ $V_{DDA}-V_{DD}$	6.5 0.3	V V
V_{REF} differential voltage	$ V_{RH}-V_{RL} $	6.5	V
Reference to supply differential voltage	$ V_{RH}-V_{DDA} $	6.5	V

Table 9 EEPROM Characteristics

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H , unless otherwise noted

Characteristic	Symbol	Min	Typical	Max	Unit
Minimum programming clock frequency ¹	f_{PROG}	1.0			MHz
Programming time	t_{PROG}			10	ms
Clock recovery time, following STOP, to continue programming	t_{CRSTOP}			$t_{PROG} + 1$	ms
Erase time	t_{ERASE}			10	ms
Write/erase endurance		10,000	30,000 ²		cycles
Data retention		10			years

NOTES:

1. RC oscillator must be enabled if programming is desired and $f_{SYS} < f_{PROG}$.
2. If average T_H is below 85° C.

PRELIMINARY

Table 10 Flash EEPROM Characteristics

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H , unless otherwise noted

Characteristic	Symbol	Min	Typical	Max	Units
Program/erase supply voltage: Read only Program / erase / verify	V_{FP}	$V_{DD}-0.5$ 11.4	V_{DD} 12	$V_{DD}+0.5$ 12.6	V V
Program/erase supply current Word program($V_{FP} = 12\text{V}$) Erase($V_{FP} = 12\text{V}$)	I_{FP}			30 4	mA mA
Number of programming pulses	n_{PP}			50	pulses
Programming pulse	t_{PPULSE}	20		25	μs
Program to verify time	t_{VPROG}	10			μs
Program margin	P_m	100 ¹			%
Number of erase pulses	n_{EP}			5	pulses
Erase pulse	t_{EPULSE}	90	100	110	ms
Erase to verify time	t_{VERASE}	1			ms
Erase margin	e_m	100 ¹			%
Program/erase endurance		100			cycles
Data retention		10			years

NOTES:

1. The number of margin pulses required is the same as the number of pulses used to program or erase.

Table 11 Pulse Width Modulator Characteristics

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H , unless otherwise noted

Characteristic	Symbol	Min	Max	Unit
E-clock frequency	f_{eclk}		8.0	MHz
A-clock frequency Selectable	f_{ack}	$f_{eclk}/128$	f_{eclk}	Hz
B-clock frequency Selectable	f_{bclk}	$f_{eclk}/128$	f_{eclk}	Hz
Left-aligned PWM frequency 8-bit 16-bit	f_{lpwm}	$f_{eclk}/1\text{M}$ $f_{eclk}/256\text{M}$	$f_{eclk}/2$ $f_{eclk}/2$	Hz Hz
Left-aligned PWM resolution	r_{lpwm}	$f_{eclk}/4\text{K}$	f_{eclk}	Hz
Center-aligned PWM frequency 8-bit 16-bit	f_{cpwm}	$f_{eclk}/2\text{M}$ $f_{eclk}/512\text{M}$	f_{eclk} f_{eclk}	Hz Hz
Center-aligned PWM resolution	r_{cpwm}	$f_{eclk}/4\text{K}$	f_{eclk}	Hz


PRELIMINARY

Table 12 Control Timing

Characteristic	Symbol	8.0 MHz		Unit
		Min	Max	
Frequency of operation	f_o	dc	8.0	MHz
E-clock period	t_{cyc}	125	—	ns
Crystal frequency	f_{XTAL}	—	16.0	MHz
External oscillator frequency	$2f_o$	dc	16.0	MHz
Processor control setup time $t_{PCSU} = t_{cyc}/4 + 20$	t_{PCSU}	51	—	ns
Reset input pulse width To guarantee external reset vector Minimum input time (can be preempted by internal reset)	PW_{RSTL}	32 2	— —	t_{cyc} t_{cyc}
Mode programming setup time	t_{MPS}	4	—	t_{cyc}
Mode programming hold time	t_{MPH}	10	—	ns
Interrupt pulse width, \overline{IRQ} edge-sensitive mode $PW_{IRQ} = 2t_{cyc} + 20$	PW_{IRQ}	270	—	ns
Wait recovery startup time	t_{WRS}	—	TBD	t_{cyc}
Timer input capture pulse width $PW_{TIM} = 2t_{cyc} + 20$	PW_{TIM}	270	—	ns
Pulse accumulator pulse width	PW_{PA}	TBD	—	ns

NOTES:

1. RESET is recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for 16 clock cycles, releases the pin, and samples the pin level 8 cycles later to determine the source of the interrupt.




NOTES :

1. Rising edge sensitive input
2. Falling edge sensitive input

TIMER INPUT TIMING

Figure 1 Timer Inputs

PRELIMINARY




POR EXT RESET TIM

NOTE: Reset timing is subject to change.

Figure 2 POR and External Reset Timing Diagram

PRELIMINARY

PRELIMINARY




NOTES:

1. Edge Sensitive \overline{IRQ} pin (IROE bit = 1)
2. Level sensitive \overline{IRQ} pin (IROE bit = 0)
3. $t_{STOPDELAY} = 4098 t_{cyc}$ if DLY bit = 1 or $2 t_{cyc}$ if DLY = 0.
4. \overline{XIRQ} with X bit in CCR = 1.
5. \overline{IRQ} or \overline{XIRQ} with X bit in CCR = 0).

STOP RECOVERY TIM

Figure 3 STOP Recovery Timing Diagram



NOTE: RESET also causes recovery from WAIT.

WAIT RECOVERY TIM

Figure 4 WAIT Recovery Timing Diagram

PRELIMINARY

PRELIMINARY




Figure 5 Interrupt Timing Diagram

Table 13 Peripheral Port Timing

Characteristic	Symbol	8.0 MHz		Unit
		Min	Max	
Frequency of operation (E-clock frequency)	f_o	dc	8.0	MHz
E-clock period	t_{cyc}	125	—	ns
Peripheral data setup time MCU read of ports $t_{PDSU} = t_{cyc}/2 + 40$	t_{PDSU}	102	—	ns
Peripheral data hold time MCU read of ports	t_{PDH}	0	—	ns
Delay time, peripheral data write MCU write to ports	t_{PWD}	—	40	ns




Figure 6 Port Read Timing Diagram




Figure 7 Port Write Timing Diagram

PRELIMINARY

Table 14 Multiplexed Expansion Bus Timing

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H , unless otherwise noted

Num	Characteristic ^{1, 2, 3, 4}	Delay	Symbol	8 MHz		Unit
				Min	Max	
	Frequency of operation (E-clock frequency)		f_o	dc	8.0	MHz
1	Cycle time $t_{cyc} = 1/f_o$	—	t_{cyc}	125	—	ns
2	Pulse width, E low $PW_{EL} = t_{cyc}/2 + \text{delay}$	-2	PW_{EL}	60		ns
3	Pulse width, E high ⁵ $PW_{EH} = t_{cyc}/2 + \text{delay}$	-2	PW_{EH}	60		ns
5	Address delay time $t_{AD} = t_{cyc}/4 + \text{delay}$	9	t_{AD}		40	ns
7	Address valid time to ECLK rise $t_{AV} = PW_{EL} - t_{AD}$	—	t_{AV}	20		ns
8	Multiplexed address hold time $t_{MAH} = t_{cyc}/4 + \text{delay}$	-10	t_{MAH}	21		ns
9	Address Hold to Data Valid	—	t_{AHDS}	5		
10	Data Hold to High Z $t_{DHZ} = t_{AD} - 20$	—	t_{DHZ}		20	
11	Read data setup time	—	t_{DSR}	18		ns
12	Read data hold time	—	t_{DHR}	0		ns
13	Write data delay time $t_{DDW} = t_{cyc}/4 + \text{delay}$	14	t_{DDW}		45	ns
14	Write data hold time $t_{DHW} = t_{cyc}/4 + \text{delay}$	-6	t_{DHW}	25		ns
15	Write data setup time ⁵ $t_{DSW} = PW_{EH} - t_{DDW}$	—	t_{DSW}	15		ns
16	Read/write delay time $t_{RWD} = t_{cyc}/4 + \text{delay}$	9	t_{RWD}		40	ns
17	Read/write valid time to E rise $t_{RWV} = PW_{EL} - t_{RWD}$	—	t_{RWV}	20		ns
18	Read/write hold time $t_{RWH} = t_{cyc}/4 + \text{delay}$	-6	t_{RWH}	25		ns
19	Low strobe ⁶ delay time $t_{LSD} = t_{cyc}/4 + \text{delay}$	9	t_{LSD}		40	ns
20	Low strobe ⁶ valid time to E rise $t_{LSV} = PW_{EL} - t_{LSD}$	—	t_{LSV}	20		ns
21	Low strobe ⁶ hold time $t_{LSH} = t_{cyc}/4 + \text{delay}$	-6	t_{LSH}	25		ns
22	Address access time ⁵ $t_{ACCA} = t_{cyc} - t_{AD} - t_{DSR}$	—	t_{ACCA}		67	ns
23	Access time from E rise ⁵ $t_{ACCE} = PW_{EH} - t_{DSR}$	—	t_{ACCE}		42	ns
24	\overline{DBE} delay from ECLK rise ⁵ $t_{DBED} = t_{cyc}/4 + \text{delay}$	6	t_{DBED}		37	ns
25	\overline{DBE} valid time $t_{DBE} = PW_{EH} - t_{DBED}$	—	t_{DBE}	23		ns
26	\overline{DBE} hold time from ECLK fall		t_{DBEH}	0	10	ns

NOTES:

1. All timings are calculated for normal port drives.
2. Crystal input is required to be within 45% to 55% duty.
3. Reduced drive must be off to meet these timings.
4. Unequalled loading of pins will affect relative timing numbers.
5. This characteristic is affected by clock stretch.
Add $N \times t_{cyc}$ where $N = 0, 1, 2,$ or 3 , depending on the number of clock stretches.
6. Without TAG enabled.




Figure 8 Multiplexed Expansion Bus Timing Diagram

PRELIMINARY


Table 15 SPI Timing(V_{DD} = 5.0 Vdc ±10%, V_{SS} = 0 Vdc, T_A = T_L to T_H, 200 pF load on all SPI pins)¹

Num	Function	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	f _{op}	DC DC	1/2 1/2	E-clock frequency
1	SCK Period Master Slave	t _{sck}	2 2	256 —	t _{cyc} t _{cyc}
2	Enable Lead Time Master Slave	t _{lead}	1/2 1	— —	t _{sck} t _{cyc}
3	Enable Lag Time Master Slave	t _{lag}	1/2 1	— —	t _{sck} t _{cyc}
4	Clock (SCK) High or Low Time Master Slave	t _{wsck}	t _{cyc} - 60 t _{cyc} - 30	128 t _{cyc} —	ns ns
5	Sequential Transfer Delay Master Slave	t _{td}	1/2 1	— —	t _{sck} t _{cyc}
6	Data Setup Time (Inputs) Master Slave	t _{su}	30 30	— —	ns ns
7	Data Hold Time (Inputs) Master Slave	t _{hi}	0 30	— —	ns ns
8	Slave Access Time	t _a	—	1	t _{cyc}
9	Slave MISO Disable Time	t _{dis}	—	1	t _{cyc}
10	Data Valid (after SCK Edge) Master Slave	t _v	— —	50 50	ns ns
11	Data Hold Time (Outputs) Master Slave	t _{ho}	0 0	— —	ns ns
12	Rise Time Input Output	t _{ri} t _{ro}	— —	t _{cyc} - 30 30	ns ns
13	Fall Time Input Output	t _{fi} t _{fo}	— —	t _{cyc} - 30 30	ns ns

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.


PRELIMINARY



- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

SPI MASTER CPHA0

A) SPI Master Timing (CPHA = 0)




- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

SPI MASTER CPHA1


B) SPI Master Timing (CPHA = 1)

Figure 9 SPI Timing Diagram (1 of 2)

PRELIMINARY



A) SPI Slave Timing (CPHA = 0)



B) SPI Slave Timing (CPHA = 1)

Figure 10 SPI Timing Diagram (2 of 2)

PRELIMINARY

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MCUinit, MCUasm, MCUdebug, and RTEK are trademarks of Motorola, Inc. The Motorola logos are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 5405, Denver Colorado 80217. 1-800-441-2447, (303) 675-2140

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609

INTERNET: <http://Design-NET.com>

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC,
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

Mfax is a trademark of Motorola, Inc.



MOTOROLA