MC68HC16S2

Technical Summary 16-Bit Modular Microcontroller

1 Introduction

The MC68HC16S2 is a high-speed 16-bit microcontroller. It is a member of the MC68300/M68HC16 family.

M68HC16 microcontrollers are built up from standard modules that interface through a common intermodule bus (IMB). Standardization facilitates rapid development of devices tailored for specific applications.

The MCU incorporates a 16-bit central processing unit (CPU16), a system integration module (SIM), and a 2-Kbyte standby RAM module (SRAM).

The MCU clock can either be synthesized from an external reference or input directly. Operation with a 32.768 kHz reference frequency is standard. The maximum system clock speed is 25.17 MHz. System hardware and software allow changes in clock rate during operation. Because MCU operation is fully static, register and memory contents are not affected by clock rate changes.

High-density complementary metal-oxide semiconductor (HCMOS) architecture makes the basic power consumption of the MCU low. Power consumption can be minimized by stopping the system clock. The M68HC16 instruction set includes a low-power stop (LPSTOP) command that efficiently implements this capability.

Table 1 MC68HC16S2 Ordering Information

Package Type Frequency Temperature Package Order

Package Type	Frequency (MHz)	Temperature	Package Order Quantity	Order Number
100-pin TQFP	20.97 MHz	- 40 to + 85 °C	2	SPMC16S2CPU20
			84	MC68HC16S2CPU20
			420	MC16S2CPU20B1
	25.17 MHz	– 40 to + 85 °C	2	SPMC16S2CPU25
			84	MC68HC16S2CPU25
			420	MC16S2CPU25B1

This document contains information on a new product. Specifications and information herein are subject to change without notice.



TABLE OF CONTENTS

Se	ection		Page
1		Introduction	1
	1.1	Features	3
	1.2	Block Diagram	4
	1.3	Pin Assignments	5
	1.4	Address Map	
	1.5	Intermodule Bus	6
2		Signal Descriptions	7
	2.1	Pin Characteristics	7
	2.2	Power Connections	
	2.3	Output Driver Types	
	2.4	Signal Characteristics	8
	2.5	Signal Functions	9
3		System Integration Module	10
	3.1	Overview	10
	3.2	System Configuration Block	
	3.3	System Clock	
	3.4	System Protection Block	
	3.5	External Bus Interface	
	3.6	Chip-Selects	
	3.7	General-Purpose Input/Output	
	3.8	Resets	
	3.9	Interrupts	
	3.10	Factory Test Block	
4		Central Processing Unit	45
	4.1	Overview	
	4.2	M68HC11 Compatibility	
	4.3	Programming Model	
	4.4 4.5	Data Types	
	4.5 4.6	Addressing ModesInstruction Set	
	4.7	Exceptions	
5	7.7	•	
Э	- 4	Standby RAM Module	71
	5.1	Overview	
	5.2 5.3	SRAM Register Block	
	5.3 5.4	SRAM RegistersSRAM Operation	
6	J. T	Flectrical Characteristics	73 7.1
n		FIGOTOCAL L. NACACTOCISTICS	71

1.1 Features

- CPU16
 - 16-bit architecture
 - Full set of 16-bit instructions
 - Three 16-bit index registers
 - Two 16-bit accumulators
 - Control-oriented digital signal processing capability
 - One Mbyte of program memory and one Mbyte of data memory
 - High-level language support
 - Fast interrupt response time
 - Background debugging mode
 - Fully static operation
- System Integration Module (SIM)
 - External bus support
 - Programmable chip select outputs
 - System protection logic
 - Watchdog timer, clock monitor and bus monitor
 - Two 8-bit dual function input/output ports
 - One 7-bit dual function output port
 - Phase-locked loop (PLL) clock system
- Standby RAM Module (SRAM)
 - 2 Kbytes of static RAM
 - External standby voltage supply input

1.2 Block Diagram




Figure 1 MC68HC16S2 Block Diagram

1.3 Pin Assignments




Figure 2 MC68HC16S2 Pin Assignments

1.4 Address Map

Figure 3 is a map of the MCU internal addresses. Although there are 24 intermodule bus (IMB) address lines, the CPU16 uses only ADDR[19:0]. ADDR[23:20] follow the logic state of ADDR19. Addresses \$080000 to \$F7FFFF are not accessible. The RAM array is positioned by the base address register in the associated RAM control block. Unimplemented blocks are mapped externally.




Figure 3 MC68HC16S2 Address Map

1.5 Intermodule Bus

The intermodule bus (IMB) is a standardized bus developed to facilitate both design and operation of modular microcontrollers. It contains circuitry to support exception processing, address space partitioning, multiple interrupt levels, and vectored interrupts. The standardized modules in the MC68HC16S2 communicate with one another and with external components through the IMB. Although the full IMB supports 24 address and 16 data lines, the MC68HC16S2 uses only 16 data lines and 20 address lines. Because the CPU16 uses only 20 address lines, ADDR[23:20] follow the state of ADDR19.

2 Signal Descriptions

2.1 Pin Characteristics

Table 2 shows MCU pins and their characteristics. All inputs detect CMOS logic levels. All inputs can be put in a high impedance state, but the method of doing this differs depending upon pin function. Refer to **Table 4** for a description of output drivers. An entry in the discrete I/O column of the MCU pin characteristics table indicates that a pin has an alternate I/O function. The port designation is given when it applies. Refer to the MCU block diagram for information about port organization.

Table 2 MCU Pin Characteristics

Pin Mnemonic	Output Driver	Input Synchronized	Input Hysteresis	Discrete I/O	Port Designation
ADDR23/CS10/ECLK	Α	Yes	No	_	_
ADDR[22:19]/CS[9:6]	Α	Yes	No	0	PC[6:3]
ADDR[18:0]	Α	Yes	No	_	_
ĀS	В	Yes	No	I/O	PE5
AVEC	В	Yes	No	I/O	PE2
BERR	В	Yes ¹	No	_	_
BG/CS1	В	_	_	_	_
BGACK/CS2	В	Yes	No	_	_
BKPT/DSCLK	_	Yes	Yes	_	_
BR/CS0	В	Yes	No	_	_
CLKOUT	Α	_	_	_	_
CSBOOT	В	_	_	_	_
DATA[15:0]	Aw	Yes ²	No	_	_
DS	В	Yes	No	I/O	PE4
DSACK[1:0]	В	Yes	No	I/O	PE[1:0]
EXTAL	_	_	Yes	_	_
FC[2:0]/CS[5:3]	Α	Yes	No	0	PC[2:0]
FREEZE/QUOT	А	_	_	_	_
HALT	Во	Yes ¹	No	_	_
IPIPE0/DSO	А	_	_	_	_
IPIPE1/DSI	А	Yes	Yes	_	_
ĪRQ[7:1]	В	Yes	Yes	I/O	PF[7:1]
MODCLK ²	В	Yes	No	I/O	PF0
R/W	Α	Yes	No	_	_
RESET	Во	Yes	Yes	_	_
PE3	В	Yes	Yes	I/O	PE3
SIZ[1:0]	В	Yes	No	I/O	PE[7:6]
TSC	_	Yes	Yes	_	_
XFC	_	_	_	_	_
XTAL	_	_	_	_	_

NOTES:

- 1. HALT and BERR synchronized only if late HALT or BERR.
- 2. DATA[15:0] are synchronized during reset only. MODCLK is synchronized only when used as a port I/O pin.

2.2 Power Connections

Table 3 MCU Power Connections

Pin	Description
V _{STBY}	Standby RAM power
V _{DDSYN}	Clock synthesizer power
V _{SSE} V _{DDE}	External periphery output driver power (source and drain)
V _{SSI,} V _{DDI}	Internal module power (source and drain)

2.3 Output Driver Types

Table 4 MCU Output Driver Types

Туре	I/O	Description
Α	0	Output only signals that are always driven; no external pull-up required
Aw	0	Type A output with weak P-channel pull-up during reset
В	0	Three-state output that includes circuitry to pull up output before high impedance is established to ensure rapid rise time. An external holding resistor is required to maintain logic level while the pin is in the high-impedance state.
Во	0	Type B output that can be operated in an open-drain mode.

2.4 Signal Characteristics

Table 5 MCU Signal Characteristics

Signal Name	MCU Module	Signal Type	Active State
ADDR[23:0]	SIM	Bus	_
ĀS	SIM	Output	0
AVEC	SIM	Input	0
BERR	SIM	Input	0
BG	SIM	Output	0
BGACK	SIM	Input	0
BKPT	CPU16	Input	0
BR	SIM	Input	0
CLKOUT	SIM	Output	_
CS[10:0]	SIM	Output	0
CSBOOT	SIM	Output	0
DATA[15:0]	SIM	Bus	_
DS	SIM	Output	0
DSACK[1:0]	SIM	Input	0
DSCLK	CPU16	Input	_
DSI	CPU16	Input	_
DSO	CPU16	Output	_
EXTAL	SIM	Input	_
FC[2:0]	SIM	Output	_
FREEZE	SIM	Output	1
HALT	SIM	Input/Output	0
IPIPE[1:0]	CPU16	Output	_
ĪRQ[7:1]	SIM	Input	0
MODCLK	SIM	Input	_

Table 5 MCU Signal Characteristics (Continued)

Signal Name	MCU Module	Signal Type	Active State
QUOT	SIM	Output	_
R/W	SIM	Output	1/0
RESET	SIM	Input/Output	0
PE3	SIM	Output	_
SIZ[1:0]	SIM	Output	_
TSC	SIM	Input	_
XFC	SIM	Input	_
XTAL	SIM	Output	_

2.5 Signal Functions

Table 6 MCU Signal Functions

Signal Name	Mnemonic	Function
Address Bus	ADDR[23:0]	20-bit address bus used by CPU16; ADDR[23:20] follow ADDR19
Address Strobe	ĀS	Indicates that a valid address is on the address bus
Autovector	AVEC	Requests an automatic vector during interrupt acknowledge
Bus Error	BERR	Signals a bus error to the CPU
Bus Grant	BG	Indicates that the MCU has relinquished the bus
Bus Grant Acknowledge	BGACK	Indicates that an external device has assumed bus mastership
Breakpoint	BKPT	Signals a hardware breakpoint to the CPU
Bus Request	BR	Indicates that an external device requires bus mastership
System Clock Out	CLKOUT	System clock output
Chip Selects	CS[10:0]	Select external devices at programmed addresses
Boot Chip Select	CSBOOT	Chip-select for external boot start-up ROM
Data Bus	DATA[15:0]	16-bit data bus
Data Strobe	DS	Indicates that an external device should place valid data on the data bus during a read cycle and that valid data has been placed on the bus by the CPU during a write cycle
Data and Size	DSACK[1:0]	Acknowledges to the SIM that data has been received for a write
Acknowledge	DOL DOO DOOL!	cycle, or that data is valid on the data bus for a read cycle
Development Serial In, Out, Clock	DSI, DSO,DSCLK	Serial I/O and clock for background debug mode
Crystal Oscillator	EXTAL, XTAL	Connections for clock synthesizer circuit reference; a crystal or an external oscillator can be used
Function Codes	FC[2:0]	Identify processor state and current address space
Freeze	FREEZE	Indicates that the CPU has entered background debug mode
Halt	HALT	Suspend external bus activity
Instruction Pipeline	IPIPE[1:0]	Indicate instruction pipeline activity
Interrupt Request Level	ĪRQ[7:1]	Request interrupt service from the CPU
Clock Mode Select	MODCLK	Selects system clock source
Quotient Out	QUOT	Provides the quotient bit of the polynomial divider
Reset	RESET	System reset
Read/Write	R/W	Indicates the direction of data transfer on the bus
Size	SIZ[1:0]	Indicates the number of bytes to be transferred during a bus cycle
Three-State Control	TSC	Places all output drivers in a high impedance state
External Filter Capacitor	XFC	Connection for external phase-locked loop filter capacitor

3 System Integration Module

The system integration module (SIM) consists of six functional blocks that control system startup, initialization, configuration, and external bus. **Figure 4** shows the SIM block diagram.




Figure 4 SIM Block Diagram

3.1 Overview

The system configuration block controls MCU configuration and operating mode.

The clock synthesizer generates clock signals used by the SIM, other IMB modules, and external devices. In addition, a periodic interrupt generator supports execution of time-critical control routines.

The system protection block provides bus and software watchdog monitors.

The chip-select block provides eleven general-purpose chip-select signals and a boot ROM chip-select signal. Both general-purpose and boot ROM chip-select signals have associated base address registers and option registers.

The external bus interface handles the transfer of information between IMB modules and external address space.

The system test block incorporates hardware necessary for testing the MCU. It is used to perform factory tests, and its use in normal applications is not supported.

Table 7 shows the SIM address map, which occupies 128 bytes. Unused registers within the 128-byte address space return zeros when read.

Table 7 SIM Address Map

Address	15 8	7 0						
\$YFFA00 ¹	SIM Module Configu	ration Register (SIMCR)						
\$YFFA02	SIM Test Register (SIMTR)							
\$YFFA04	Clock Synthesizer Control Register (SYNCR)							
\$YFFA06	Not Used Reset Status Register (RSR)							
\$YFFA08	SIM Test Regi	ister E (SIMTRE)						
\$YFFA0A	Not	Used						
\$YFFA0C	Not	Used						
\$YFFA0E	Not	Used						
\$YFFA10	Not Used	Port E Data (PORTE0)						
\$YFFA12	Not Used	Port E Data (PORTE1)						
\$YFFA14	Not Used	Port E Data Direction (DDRE)						
\$YFFA16	Not Used	Port E Pin Assignment (PEPAR)						
\$YFFA18	Not Used	Port F Data (PORTF0)						
\$YFFA1A	Not Used	Port F Data (PORTF1)						
\$YFFA1C	Not Used	Port F Data Direction (DDRF)						
\$YFFA1E	Not Used	Port F Pin Assignment (PFPAR)						
\$YFFA20	Not Used	System Protection Control (SYPCR)						
\$YFFA22	Periodic Interrupt C	ontrol Register (PICR)						
\$YFFA24	Periodic Interrupt 1	Timer Register (PITR)						
\$YFFA26	Not Used	Software Service (SWSR)						
\$YFFA28	Not Used							
\$YFFA2A	Not Used							
\$YFFA2C	Not Used							
\$YFFA2E	Not Used							
\$YFFA30	Test Module Master Shift A (TSTMSRA)							
\$YFFA32	Test Module Master Shift B (TSTMSRB)							
\$YFFA34	Test Module Shift Count (TSTSC)							
\$YFFA36	Test Module Repeti	tion Counter (TSTRC)						
\$YFFA38	Test Module	Control (CREG)						
\$YFFA3A	Test Module Distrib	uted Register (DREG)						
\$YFFA3C	Not	Used						
\$YFFA3E	Not	Used						
\$YFFA40	Not Used	Port C Data (PORTC)						
\$YFFA42	Not	Used						
\$YFFA44	Chip-Select Pin As	ssignment (CSPAR0)						
\$YFFA46	Chip-Select Pin As	ssignment (CSPAR1)						
\$YFFA48	Chip-Select Base	e Boot (CSBARBT)						
\$YFFA4A	Chip-Select Opti	on Boot (CSORBT)						
\$YFFA4C	Chip-Select B	ase 0 (CSBAR0)						
\$YFFA4E	Chip-Select O	ption 0 (CSOR0)						
\$YFFA50	Chip-Select B	ase 1 (CSBAR1)						

Table 7 SIM Address Map (Continued)

Address	15 8 7 0
\$YFFA52	Chip-Select Option 1 (CSOR1)
\$YFFA54	Chip-Select Base 2 (CSBAR2)
\$YFFA56	Chip-Select Option 2 (CSOR2)
\$YFFA58	Chip-Select Base 3 (CSBAR3)
\$YFFA5A	Chip-Select Option 3 (CSOR3)
\$YFFA5C	Chip-Select Base 4 (CSBAR4)
\$YFFA5E	Chip-Select Option 4 (CSOR4)
\$YFFA60	Chip-Select Base 5 (CSBAR5)
\$YFFA62	Chip-Select Option 5 (CSOR5)
\$YFFA64	Chip-Select Base 6 (CSBAR6)
\$YFFA66	Chip-Select Option 6 (CSOR6)
\$YFFA68	Chip-Select Base 7 (CSBAR7)
\$YFFA6A	Chip-Select Option 7 (CSOR7)
\$YFFA6C	Chip-Select Base 8 (CSBAR8)
\$YFFA6E	Chip-Select Option 8 (CSOR8)
\$YFFA70	Chip-Select Base 9 (CSBAR9)
\$YFFA72	Chip-Select Option 9 (CSOR9)
\$YFFA74	Chip-Select Base 10 (CSBAR10)
\$YFFA76	Chip-Select Option 10 (CSOR10)
\$YFFA78	Not Used
\$YFFA7A	Not Used
\$YFFA7C	Not Used
\$YFFA7E	Not Used

NOTES:

1. Y = M111, where M is the logic state of the module mapping (MM) bit in the SIMCR.

3.2 System Configuration Block

The SIM controls MCU configuration during normal operation and during internal testing.

SIMCR — SIM Configuration Register \$YFFA00										FA00					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EXOFF	FRZSW	FRZBM	0	SLVEN	0	SH	EN	SUPV	MM	0	0		IARE	[3:0]	
RE	SET:			-											

The SIM configuration register controls system configuration. It can be read or written at any time, except for the module mapping (MM) bit, which can be written only once.

EXOFF — External Clock Off

0 = The CLKOUT pin is driven by the MCU system clock.

DATA11

1 = The CLKOUT pin is placed in a high-impedance state.

FRZSW — Freeze Software Enable

- 0 = When FREEZE is asserted, the software watchdog and periodic interrupt timer counters continue to run.
- 1 = When FREEZE is asserted, the software watchdog and periodic interrupt timer counters are disabled, preventing interrupts while the MCU is in background debug mode.

FRZBM — Freeze Bus Monitor Enable

- 0 = When FREEZE is asserted, the bus monitor continues to operate.
- 1 = When FREEZE is asserted, the bus monitor is disabled.

SLVEN — Factory Test Mode Enabled

This bit is a read-only status bit that reflects the state of DATA11 during reset.

- 0 = IMB is not available to an external master.
- 1 = An external bus master has direct access to the IMB.

SHEN[1:0] — Show Cycle Enable

This field determines what the EBI does with the external bus during internal transfer operations. A show cycle allows internal transfers to be externally monitored. **Table 8** shows whether show cycle data is driven externally, and whether external bus arbitration can occur. To prevent bus conflict, external peripherals must not be enabled during show cycles.

Table 8 S	how Cv	/cle E⊦	nable	Bits
-----------	--------	---------	-------	-------------

SHEN[1:0]	Action
00	Show cycles disabled, external bus arbitration allowed
01	Show cycles enabled, external bus arbitration not allowed
10	Show cycles enabled, external bus arbitration allowed
11	Show cycles enabled, external bus arbitration allowed, internal activity is halted by a bus grant

SUPV — Supervisor/Unrestricted Data Space

This bit has no effect because the CPU16 always operates in the supervisor mode.

MM — Module Mapping

- 0 = Internal modules are addressed from \$7FF000 \$7FFFFF.
- 1 = Internal modules are addressed from \$FFF000 \$FFFFFF.

The logic state of MM determines the value of ADDR23 for IMB module addresses. Because ADDR[23:20] are driven to the same state as ADDR19, MM must be set to one. If MM is cleared, IMB modules are inaccessible. This bit can be written only once after reset.

IARB[3:0] — Interrupt Arbitration Field

Each module that can generate interrupt requests has an interrupt arbitration (IARB) field. Arbitration between interrupt requests of the same priority is performed by serial contention between IARB field bit values. Contention must take place whenever an interrupt request is acknowledged, even when there is only a single pending request. An IARB field must have a non-zero value for contention to take place. If an interrupt request from a module with an IARB field value of %0000 is recognized, the CPU processes a spurious interrupt exception. Because the SIM routes external interrupt requests to the CPU, the SIM IARB field value is used for arbitration between internal and external interrupts of the same priority. The reset value of IARB for the SIM is %1111, and the reset value of IARB for all other modules is %0000, which prevents SIM interrupts from being discarded during initialization.

3.3 System Clock

The system clock in the SIM provides timing signals for the IMB modules and for an external peripheral bus. Because the MCU is a fully static design, register and memory contents are not affected when the clock rate changes. System hardware and software support changes in clock rate during operation.

The system clock signal can be generated in one of two ways. An internal phase-locked loop can synthesize the clock from a reference frequency, or the clock signal can be input directly from an external source. Keep these clock sources in mind while reading the rest of this section. **Figure 5** is a block diagram of the system clock.





Figure 5 System Clock Block Diagram

3.3.1 Clock Sources

The state of the MODCLK pin during reset determines the system clock source. When MODCLK is held high during reset, the clock synthesizer generates a clock signal from a reference frequency connected to the EXTAL pin. The clock synthesizer control register (SYNCR) determines operating frequency and mode of operation. When MODCLK is held low during reset, the clock synthesizer is disabled and an external system clock signal must be applied. The SYNCR control bits have no effect.

The input clock is referred to as " f_{ref} ", and can be either a crystal or an external clock source. The output of the clock system is referred to as " f_{sys} ". Ensure that f_{ref} and f_{sys} are within normal operating limits.

The reference frequency for this MCU is typically 32.768 kHz, but can range from 25 kHz to 50 kHz. To generate a reference frequency using the crystal oscillator, a reference crystal must be connected between the EXTAL and XTAL pins. **Figure 6** shows a recommended circuit.



* RESISTANCE AND CAPACITANCE BASED ON A TEST CIRCUIT CONSTRUCTED WITH A DAISHINKU DMX-38 32.768 kHz CRYSTAL. SPECIFIC COMPONENTS MUST BE BASED ON CRYSTAL TYPE. CONTACT CRYSTAL VENDOR FOR EXACT CIRCUIT.

32 OSCILLATOR

Figure 6 System Clock Oscillator Circuit

When an external system clock signal is applied (PLL disabled, MODCLK = 0 during reset), the duty cycle of the input is critical, especially at operating frequencies close to maximum. The relationship between clock signal duty cycle and clock signal period is expressed:

$$\mbox{Minimum External Clock Period} \ = \ \frac{\mbox{Minimum External Clock High/Low Time}}{\mbox{50 \% - Percentage Variation of External Clock Input Duty Cycle}}$$

When the system clock signal is applied directly to the EXTAL pin (PLL is disabled, MODCLK = 0 during reset), or the clock synthesizer reference frequency is supplied by a source other than a crystal (PLL enabled, MODCLK = 1 during reset), the XTAL pin must be left floating. In either case, the frequency of the signal applied to EXTAL may not exceed the maximum system clock frequency (PLL disabled) or the maximum clock synthesizer reference frequency (PLL enabled).


3.3.2 Clock Synthesizer Operation

 V_{DDSYN} is used to power the clock circuits when the phase-locked loop is used. A separate power source increases MCU noise immunity and can be used to run the clock when the MCU is powered down. A quiet power supply must be used as the V_{DDSYN} source. Adequate external bypass capacitors should be placed as close as possible to the V_{DDSYN} pin to assure stable operating frequency. When an external system clock signal is applied and the PLL is disabled, V_{DDSYN} should be connected to the V_{DD} supply. Refer to the *SIM Reference Manual* (SIMRM/AD) for more information regarding system clock power supply conditioning.

A voltage controlled oscillator (VCO) generates the system clock signal. To maintain a 50% clock duty cycle, the VCO frequency (f_{VCO}) is either two or four times the system clock frequency, depending on the state of the X bit in SYNCR. A portion of the clock signal is fed back to a divider/counter. The divider controls the frequency of one input to a phase comparator. The other phase comparator input is the reference signal connected to the EXTAL pin. The comparator generates a control signal proportional to the difference in phase between the two inputs. The signal is low-pass filtered and used to correct the VCO output frequency.

Filter circuit implementation can vary, depending upon the external environment and required clock stability. **Figure 7** shows a recommended system clock filter network. XFC pin leakage must be kept within specified limits to maintain optimum stability and PLL performance.

An external filter network connected to the XFC pin is not required when an external system clock signal is applied and the PLL is disabled. The XFC pin must be left floating in this case.



* MAINTAIN LOW LEAKAGE ON THE XFC NODE.

32 XFC CONN

Figure 7 System Clock Filter Network

When the clock synthesizer is used, SYNCR determines the operating frequency of the MCU. The following equation relates the MCU operating frequency to the clock synthesizer reference frequency (f_{ref}) and the W, X, and Y fields in SYNCR:

$$f_{sys} \, = \, 4 f_{ref}(Y+1) (2^{2W+X})$$

The W bit controls a prescaler tap in the feedback divider. Setting W increases VCO speed by a factor of four. The Y field determines the count modulus for a modulo 64 downcounter, causing it to divide by a value of Y+1. When W or Y changes, VCO frequency (f_{VCO}) changes, and the VCO must relock.

The X bit controls a divide-by-two circuit that is not in the synthesizer feedback loop. When X=0 (reset state), the divider is enabled, and the system clock is one-fourth the VCO frequency. Setting X=1 disables the divider, doubling the clock speed without changing the VCO frequency. There is no relock delay when clock speed is changed by the X bit.


Internal VCO frequency is determined by the following equations:

$$f_{VCO} = 4f_{sys}$$
 if $X = 0$
or
 $f_{VCO} = 2f_{sys}$ if $X = 1$

For the MCU to operate correctly, system clock and VCO frequencies selected by the W, X, and Y bits must be within the limits specified for the MCU. Do not use a combination of bit values that selects either an operating frequency or a VCO frequency greater than the maximum specified values.

3.3.3 Clock Synthesizer Control

The clock synthesizer control circuits determine system clock frequency and clock operation under special circumstances, such as following loss of synthesizer reference or during low-power operation. Clock source is determined by the logic state of the MODCLK pin during reset.



1. Ensure that initialization software does not change the value of this bit (it should always be zero).

When the on-chip clock synthesizer is used, system clock frequency is controlled by the bits in the upper byte of SYNCR. Bits in the lower byte show the status of or control the operation of internal and external clocks. SYNCR can be read or written only when the CPU is operating in supervisor mode.

W — Frequency Control (VCO)

This bit controls a prescaler tap in the synthesizer feedback loop. Setting it increases the VCO speed by a factor of four. VCO relock delay is required.

X — Frequency Control (Prescaler)

This bit controls a divide by two prescaler that is not in the synthesizer feedback loop. Setting it doubles the clock speed without changing the VCO speed. No VCO relock delay is required.

Y[5:0] — Frequency Control (Counter)

The Y field controls the modulus down counter in the synthesizer feedback loop, causing it to divide by a value of Y + 1. Values range from zero to 63. VCO relock delay is required.

EDIV — E Clock Divide Rate

- 0 = ECLK frequency is system clock divided by eight.
- 1 = ECLK frequency is system clock divided by 16.

ECLK is an external M6800 bus clock available on pin ADDR23. Refer to **3.6 Chip-Selects** for more information.

SLOCK — Synthesizer Lock Flag

- 0 = VCO has not locked, but is enabled on the desired frequency.
- 1 = VCO has locked on the desired frequency, or is disabled.

The MCU remains in reset until the synthesizer locks, but SLOCK does not indicate synthesizer lock status until after the user writes to SYNCR.

STSIM — Stop Mode SIM Clock

- 0 = When LPSTOP is executed, the SIM clock is driven by the crystal oscillator and the VCO is turned off to conserve power.
- 1 = When LPSTOP is executed, the SIM clock is driven by the VCO.

STEXT — Stop Mode External Clock

- 0 = When LPSTOP is executed, the CLKOUT signal is held negated to conserve power.
- 1 = When LPSTOP is executed, the CLKOUT signal is driven by the SIM clock, as determined by the state of the STSIM bit.

3.3.4 External MC6800 Bus Clock

The state of the ECLK division rate bit (EDIV) in SYNCR determines clock rate for the ECLK signal available on pin ADDR23. ECLK is a bus clock for MC6800 devices and peripherals. ECLK frequency can be set to system clock frequency divided by eight or system clock frequency divided by sixteen. The clock is enabled by the CS10 field in chip-select pin assignment register 1 (CSPAR1). ECLK operation during low-power stop is described in the following paragraph. Refer to **3.6 Chip-Selects** for more information about the external bus clock.

3.3.5 Low-Power Operation

Low-power operation is initiated by the CPU16. To reduce power consumption selectively, the CPU16 can enter the following low-power modes:

- 1. The CPU16 can selectively disable a module by setting the module's STOP bit.
- 2. The CPU16 can execute the LPSTOP instruction to stop the operations of the entire MCU.

If the STOP bit in a module is set, then that module enters a low power mode. Some or all of that module's registers remain accessible. The module can be restarted by asserting RESET or by the CPU16 clearing the module's STOP bit.

3.3.5.1 LPSTOP Mode

This low power mode offers the greatest power reduction. To enter normal LPSTOP mode, the CPU16 executes the LPSTOP instruction after clearing the STCPU bit in SYNCR. This causes the SIM to turn off the system clock to most of the MCU.


When the CPU executes LPSTOP, a special CPU space bus cycle writes a copy of the current interrupt mask into the clock control logic. The SIM brings the MCU out of normal LPSTOP mode when one of the following exceptions occurs:

- RESET
- Trace
- SIM interrupt of higher priority than the stored interrupt mask

During LPSTOP, unless the system clock signal is supplied by an external source and that source is removed, the SIM clock control logic and the SIM clock signal (SIMCLK) continue to operate. The periodic interrupt timer and input logic for the RESET and RQ pins are clocked by SIMCLK, and can be used to bring the processor out of LPSTOP. The software watchdog monitor cannot perform this function. Optionally, the SIM can also continue to generate the CLKOUT signal while in LPSTOP.

STSIM and STEXT bits in SYNCR determine clock operation during LPSTOP.

The flow chart shown in **Figure 8** summarizes the effects of the STSIM and STEXT bits when the MCU enters normal LPSTOP mode.



NOTES:

- 1. THE SIMCLK IS USED BY THE PIT, $\overline{\text{IRQ}}$, AND INPUT BLOCKS OF THE SIM.
- 2. CLKOUT CONTROL DURING LPSTOP IS OVERRIDDEN BY THE EXOFF BIT IN SIMCR. IF EXOFF = 1, THE CLKOUT PIN IS ALWAYS IN A HIGH IMPEDANCE STATE AND STEXT HAS NO EFFECT IN LPSTOP. IF EXOFF = 0, CLKOUT IS CONTROLLED BY STEXT IN LPSTOP.

LPSTOPFLOW

Figure 8 LPSTOP Flowchart

3.4 System Protection Block

System protection includes a bus monitor, a halt monitor, a spurious interrupt monitor, and a software watchdog timer. These functions reduce the number of external components required for complete system control. **Figure 9** shows the system protection block.





Figure 9 System Protection Block

3.4.1 System Protection Control Register

The system protection control register controls the software watchdog timer, bus monitor, and halt monitor. This register can be written only once following power-on or reset, but can be read at any time.



SWE — Software Watchdog Enable

0 = Software watchdog disabled

1 = Software watchdog enabled

SWP — Software Watchdog Prescaler

This bit controls the value of the software watchdog prescaler.

0 = Software watchdog clock not prescaled

1 = Software watchdog clock prescaled by 512

SWT[1:0] — Software Watchdog Timing

This field selects the divide ratio used to establish software watchdog time-out period. **Table 9** gives the ratio for each combination of SWP and SWT bits.

Table 9 Software Watchdog Timing Field

SWP	SWT[1:0]	Ratio
0	00	2 ⁹
0	01	2 ¹¹
0	10	2 ¹³
0	11	2 ¹⁵
1	00	2 ¹⁸
1	01	2 ²⁰
1	10	2 ²²
1	11	2 ²⁴

HME — Halt Monitor Enable

0 = Disable halt monitor function

1 = Enable halt monitor function

BME — Bus Monitor Enable

0 = Disable bus monitor function for internal to external bus cycles.

1 = Enable bus monitor function for internal to external bus cycles.

BMT[1:0] — Bus Monitor Timing

This bit field selects the time-out period in system clocks for the bus monitor. Refer to **Table 10**.

Table 10 Bus Monitor Time-Out Period

BMT[1:0]	Bus Monitor Time-Out Period
00	64 System clocks
01	32 System clocks
10	16 System clocks
11	8 System clocks

3.4.2 Bus Monitor

The internal bus monitor checks for excessively long \overline{DSACK} response times during normal bus cycles and for excessively long \overline{DSACK} or \overline{AVEC} response times during interrupt acknowledge (IACK) cycles. The monitor asserts \overline{BERR} if the response time exceeds a user-specified timeout period.

DSACK and AVEC response times are measured in clock cycles. The maximum allowable response time can be selected by setting the BMT[1:0] field.

The monitor does not check $\overline{\text{DSACK}}$ response on the external bus unless the CPU initiates the bus cycle. The BME bit in SYPCR enables the internal bus monitor for internal to external bus cycles. If a system contains external bus masters, an external bus monitor must be implemented and the internal to external bus monitor option must be disabled.

3.4.3 Halt Monitor

The halt monitor responds to assertion of the HALT signal on the internal bus caused by a double bus fault. A double bus fault occurs when:

- Bus error exception processing begins and a second BERR is detected before the first instruction of the first exception handler is executed.
- One or more bus errors occur before the first instruction after a reset exception is executed.
- A bus error occurs while the CPU is loading information from a bus error stack frame during a return from exception (RTE) instruction.

If the halt monitor is enabled by setting HME in SYPCR, the MCU will issue a reset when a double bus fault occurs, otherwise the MCU will remain halted.

A flag in the reset status register (RSR) indicates that the last reset was caused by the halt monitor.

3.4.4 Spurious Interrupt Monitor

The spurious interrupt monitor issues BERR if no interrupt arbitration occurs during an interrupt acknowledge cycle. Leaving IARB[3:0] set to %0000 in the module configuration register of any peripheral that can generate interrupts will cause a spurious interrupt.

3.4.5 Software Watchdog

The software watchdog is controlled by SWE in SYPCR. Once enabled, the watchdog requires that a service sequence be written to SWSR on a periodic basis. If servicing does not take place, the watchdog times out and issues a reset. This register can be written at any time, but returns zeros when read.

,	SWSR	— So	ftware	Servic	e Regi	ster									\$YI	FFA27
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NOT USED										SW	/SR				
	RES	ET:							•							
									0	0	0	0	0	0	0	0

Each time the service sequence is written, the software watchdog timer restarts. The servicing sequence consists of the following steps:

- 1. Write \$55 to SWSR.
- 2. Write \$AA to SWSR.

Both writes must occur before time-out in the order listed, but any number of instructions can be executed between the two writes.

The watchdog clock rate is affected by SWP and SWT[1:0] in SYPCR. When SWT[1:0] are modified, a watchdog service sequence must be performed before the new time-out period takes effect.

The reset value of SWP is affected by the state of the MODCLK pin on the rising edge of RESET, as shown in **Table 11**.

Table 11 MODCLK Pin States

MODCLK	SWP
0	1
1	0

3.4.6 Periodic Interrupt Timer

The periodic interrupt timer (PIT) generates interrupts at user-programmable intervals. Timing for the PIT is provided by a programmable prescaler driven by the system clock.

	PICR -	— Peri	odic In	terrupt	Contro	ol Regi	ster								\$YF	FFA22
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	ı	PIRQL[2:0]				PIV	[7:0]			
RESET:																
	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

This register contains information concerning periodic interrupt priority and vectoring. Bits [10:0] can be read or written at any time. Bits [15:11] are unimplemented and always return zero.

PIRQL[2:0] — Periodic Interrupt Request Level

Table 12 shows what interrupt request level is asserted when a periodic interrupt is generated. If a PIT interrupt and an external \overline{IRQ} signal of the same priority occur simultaneously, the PIT interrupt is serviced first. The periodic timer continues to run when the interrupt is disabled.

Table 12 Periodic Interrupt Request Levels

PIRQL[2:0]	Interrupt Request Level
000	Periodic interrupt disabled
001	Interrupt request level 1
010	Interrupt request level 2
011	Interrupt request level 3
100	Interrupt request level 4
101	Interrupt request level 5
110	Interrupt request level 6
111	Interrupt request level 7

PIV[7:0] — Periodic Interrupt Vector

This bit field contains the vector generated in response to an interrupt from the periodic timer. When the SIM responds, the periodic interrupt vector is placed on the bus.

PITR — Periodic Interrupt Timer Register \$YFF												FA24				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0 0 0 0 0 PTP PITM[7:0]																
	RESET:															
	0	0	0	0	0	0	0	MODCLK	0	0	0	0	0	0	0	0

PITR contains the count value for the periodic timer. Setting the PITM[7:0] field turns off the periodic timer. This register can be read or written at any time.

PTP — Periodic Timer Prescaler Control

- 0 = Periodic timer clock not prescaled
- 1 = Periodic timer clock prescaled by 512

The reset state of PTP is the complement of the state of the MODCLK signal at the rising edge of RESET.

PITM[7:0] — Periodic Interrupt Timer Modulus

This is an 8-bit timing modulus. The period of the timer can be calculated as follows:

$$PIT \ Period = \frac{4(PITM[7:0])(Prescaler)}{f_{rot}}$$

where

PIT Period = Periodic interrupt timer period

PITM[7:0] = Periodic interrupt timer modulus

f_{ref} = Synthesizer reference of external clock input frequency

Prescaler = 1 if PTP = 0 or 512 if PTP = 1

3.5 External Bus Interface

The external bus interface (EBI) transfers information between the internal MCU bus and external devices. The external bus has 24 address lines and 16 data lines. Because the CPU16 in the MC68HC16S2 drives only 20 of the 24 IMB address lines, ADDR[23:20] follow the output state of ADDR19.

The EBI provides dynamic sizing between 8-bit and 16-bit data accesses. It supports byte, word, and long-word transfers. Ports are accessed through the use of asynchronous cycles controlled by the size (SIZ1 and SIZ0) and data size acknowledge (DSACK1 and DSACK0) pins. Multiple bus cycles may be required for dynamically sized transfer.

Port width is the maximum number of bits accepted or provided during a bus transfer. External devices must follow the handshake protocol described below. Control signals indicate the beginning of the cycle, the address space, the size of the transfer, and the type of cycle. The selected device controls the length of the cycle. Strobe signals, one for the address bus and another for the data bus, indicate the validity of an address and provide timing information for data. The EBI operates in an asynchronous mode for any port width.

To add flexibility and minimize the necessity for external logic, MCU chip-select logic can be synchronized with EBI transfers. Chip-select logic can also provide internally-generated bus control signals for these accesses. Refer to **3.6 Chip-Selects** for more information.

3.5.1 Bus Control Signals

The CPU initiates a bus cycle by driving the address, size, function code, and read/write outputs. At the beginning of the cycle, size signals SIZ0 and SIZ1 are driven along with the function code signals FC[2:0]. The size signals indicate the number of bytes remaining to be transferred during an operand cycle. They are valid while the address strobe $\overline{\rm AS}$ is asserted.

Table 13 shows SIZ0 and SIZ1 encoding. The read/write (R/\overline{W}) signal determines the direction of the transfer during a bus cycle. This signal changes state, when required, at the beginning of a bus cycle, and is valid while \overline{AS} is asserted. The R/\overline{W} signal only changes state when a write cycle is preceded by a read cycle or vice versa. The signal can remain low for two consecutive write cycles.

Table 13 Size Signal Encoding

SIZ1	SIZ0	Transfer Size
0	1	Byte
1	0	Word
1	1	Three byte
0	0	Long word

3.5.2 Function Codes

Function code signals FC[2:0] are automatically generated by the CPU16. The function codes can be considered address extensions that automatically select one of eight address spaces to which an address applies. These spaces are designated as either user or supervisor, and program or data spaces. Because the CPU16 always operates in supervisor mode (FC2 always = 1), address spaces 0 to 3 are not used. Address space 7 is designated CPU space. CPU space is used for control information not normally associated with read or write bus cycles. Function codes are valid while $\overline{\rm AS}$ is asserted.

Table 14 displays CPU16 address space encodings.

FC₂ FC1 FC0 **Address Space** 0 0 1 Reserved 1 0 1 Data space 1 0 Program space 1 1 1 1 CPU space

Table 14 CPU16 Address Space Encoding

3.5.3 Address Bus

Address bus signals ADDR[19:0] define the address of the most significant byte to be transferred during a bus cycle. The MCU places the address on the bus at the beginning of a bus cycle. The address is valid while \overline{AS} is asserted. Because the CPU16 in the MC68HC16S2 does not drive ADDR[23:20], these lines follow the logic state of ADDR19.

3.5.4 Address Strobe

AS is a timing signal that indicates the validity of an address on the address bus and the validity of many control signals. It is asserted one-half clock after the beginning of a bus cycle.

3.5.5 Data Bus

Data bus signals DATA[15:0] make up a bidirectional, non-multiplexed parallel bus that transfers data to or from the MCU. A read or write operation can transfer eight or 16 bits of data in one bus cycle. During a read cycle, the data is latched by the MCU on the last falling edge of the clock for that bus cycle. For a write cycle, all 16 bits of the data bus are driven, regardless of the port width or operand size. The MCU places the data on the data bus one-half clock cycle after $\overline{\rm AS}$ is asserted in a write cycle.

3.5.6 Data Strobe

Data strobe (\overline{DS}) is a timing signal. For a read cycle, the MCU asserts \overline{DS} to signal an external device to place data on the bus. \overline{DS} is asserted at the same time as \overline{AS} during a read cycle. For a write cycle, \overline{DS} signals an external device that data on the bus is valid. The MCU asserts \overline{DS} one full clock cycle after the assertion of \overline{AS} during a write cycle.

3.5.7 Bus Cycle Termination Signals

During bus cycles, external devices assert the data size acknowledge signals $\overline{DSACK1}$ and $\overline{DSACK0}$. During a read cycle, the signals tell the MCU to terminate the bus cycle and to latch data. During a write cycle, the signals indicate that an external device has successfully stored data and that the cycle can end. These signals also indicate to the MCU the size of the port for the bus cycle just completed. Alternately, chip-selects can be used to generate $\overline{DSACK1}$ and $\overline{DSACK0}$ internally. Refer to 3.5.8 Dynamic Bus Sizing for more information.

The bus error (BERR) signal is also a bus cycle termination indicator and can be used in the absence of DSACK1 and DSACK0 to indicate a bus error condition. It can also be asserted in conjunction with these signals, provided it meets the appropriate timing requirements. The internal bus monitor can be used to generate the BERR signal for internal-to-external transfers. When BERR and HALT are asserted simultaneously, the CPU takes a bus error exception.

The autovector signal (AVEC) can terminate IRQ pin interrupt acknowledge cycles. AVEC indicates that the MCU will internally generate a vector number to locate an interrupt handler routine. If it is continuously asserted, autovectors will be generated for all external interrupt requests. AVEC is ignored during all other bus cycles.

3.5.8 Dynamic Bus Sizing

The MCU dynamically interprets the port size of the addressed device during each bus cycle, allowing operand transfers to or from 8- and 16-bit ports. During an operand transfer cycle, the slave device signals its port size and indicates completion of the bus cycle to the MCU through the use of the DSACK1 and DSACK0 inputs, as shown in **Table 15**.

 DSACK1
 DSACK0
 Result

 1
 1
 Insert wait states in current bus cycle

 1
 0
 Complete cycle — Data bus port size is 8 bits

 0
 1
 Complete cycle — Data bus port size is 16 bits

 0
 0
 Reserved

Table 15 Effect of DSACK Signals

For example, if the MCU is executing an instruction that reads a long-word operand from a 16-bit port, the MCU latches the 16 bits of valid data and then runs another bus cycle to obtain the other 16 bits. The operation for an 8-bit port is similar, but requires four read cycles. The addressed device uses the $\overline{DSACK0}$ and $\overline{DSACK1}$ signals to indicate the port width. For instance, a 16-bit device always returns $\overline{DSACK0} = 1$ and $\overline{DSACK1} = 0$ for a 16-bit port, regardless of whether the bus cycle is a byte or word operation.

Dynamic bus sizing requires that the portion of the data bus used for a transfer to or from a particular port size be fixed. A 16-bit port must reside on data bus bits [15:0] and an 8-bit port must reside on data bus bits [15:8]. This minimizes the number of bus cycles needed to transfer data and ensures that the MCU transfers valid data.

The MCU always attempts to transfer the maximum amount of data on all bus cycles. For a word operation, it is assumed that the port is 16 bits wide when the bus cycle begins. Operand bytes are designated as shown in **Figure 10**. OP0 is the most significant byte of a long-word operand, and OP3 is the least significant byte. The two bytes of a word-length operand are OP0 (most significant) and OP1. The single byte of a byte-length operand is OP0.

OPERAND		ORDER		
	31 24	23 16	15 8	7 0
LONG WORD	OP0	OP1	OP2	OP3
THREE BYTE		OP0	OP1	OP2
WORD			OP0	OP1
BYTE				OP0

OPERAND BYTE ORDER

Figure 10 Operand Byte Order

3.5.9 Operand Alignment

The data multiplexer establishes the necessary connections for different combinations of address and data sizes. The multiplexer takes the two bytes of the 16-bit bus and routes them to their required positions. Positioning of bytes is determined by the size and address outputs. SIZ1 and SIZ0 indicate the remaining number of bytes to be transferred during the current bus cycle. The number of bytes transferred is equal to or less than the size indicated by SIZ1 and SIZ0, depending on port width.

ADDR0 also affects the operation of the data multiplexer. During an operand transfer, ADDR[23:1] indicate the word base address of the portion of the operand to be accessed, and ADDR0 indicates the byte offset from the base. Bear in mind the fact that ADDR[23:20] follow the state of ADDR19 in the MC68HC16S2.

3.5.10 Misaligned Operands

CPU16 processor architecture uses a basic operand size of 16 bits. An operand is misaligned when it overlaps a word boundary. This is determined by the value of ADDR0. When ADDR0 = 0 (an even address), the address is on a word and byte boundary. When ADDR0 = 1 (an odd address), the address is on a byte boundary only. A byte operand is aligned at any address; a word or long-word operand is misaligned at an odd address.

The largest amount of data that can be transferred by a single bus cycle is an aligned word. If the MCU transfers a long-word operand via a 16-bit port, the most significant operand word is transferred on the first bus cycle and the least significant operand word on a following bus cycle.

The CPU16 can perform misaligned word transfers. This capability makes it software compatible with the M68HC11 CPU. The CPU16 treats misaligned long-word transfers as two misaligned word transfers.

3.5.11 Operand Transfer Cases

Table 16 summarizes how operands are aligned for various types of transfers. OPn entries are portions of a requested operand that are read or written during a bus cycle and are defined by SIZ1, SIZ0, and ADDR0 for that bus cycle.

MC68HC16S2 **MOTOROLA** MC68HC16S2TS/D 27

Table 16 Operand Alignment

Current Cycle	Transfer Case	SIZ1	SIZ0	ADDR0	DSACK1	DSACK0	DATA [15:8]	DATA [7:0]	Next Cycle
1	Byte to 8-bit port (even)	0	1	0	1	0	OP0	(OP0) ¹	_
2	Byte to 8-bit port (odd)	0	1	1	1	0	OP0	(OP0)	_
3	Byte to 16-bit port (even)	0	1	0	0	1	OP0	(OP0)	_
4	Byte to 16-bit port (odd)	0	1	1	0	1	(OP0)	OP0	_
5	Word to 8-bit port (aligned)	1	0	0	1	0	OP0	(OP1)	2
6	Word to 8-bit port (misaligned	1	0	1	1	0	OP0	(OP0)	1
7	Word to 16-bit port (aligned)	1	0	0	0	1	OP0	OP1	_
8	Word to 16-bit port (misaligned)	1	0	1	0	1	(OP0)	OP0	3
9	Long word to 8-bit port (aligned)	0	0	0	1	0	OP0	(OP1)	13
10	Long word to 8-bit port (misaligned) ²	1	0	1	1	0	OP0	(OP0)	1
11	Long word to 16-bit port (aligned)	0	0	0	0	1	OP0	OP1	7
12	Long word to 16-bit port (misaligned) ²	1	0	1	0	1	(OP0)	OP0	3
13	Three byte to 8-bit port ³	1	1	1	1	0	OP0	(OP0)	5

NOTES:

- 1. Operands in parentheses are ignored by the CPU16 during read cycles.
- 2. The CPU16 treats misaligned long-word transfers as two misaligned word transfers.
- 3. Three byte transfer cases occur only as a result of an aligned long word to 8-bit port transfer.

3.6 Chip-Selects

Typical microcontrollers require additional hardware to provide external chip-select and address decode signals. The MC68HC16S2 includes 12 programmable chip-selects that can provide 2- to 16-clock-cycle access to external memory and peripherals. Address block sizes of two Kbytes to one Mbyte can be selected. However, because ADDR[23:20] = ADDR19 in the CPU16, 512 Kbyte blocks are the largest usable size. **Figure 11** is a functional diagram of a chip-select circuit.

Chip-select assertion can be synchronized with bus control signals to provide output enable, read/write strobe, or interrupt acknowledge signals. Chip-select logic can also generate DSACK and AVEC signals internally. Each signal can also be synchronized with the ECLK signal available on ADDR23.




Figure 11 Chip-Select Circuit Block Diagram

When a memory access occurs, chip-select logic compares address space type, address, type of access, transfer size, and interrupt priority (in the case of interrupt acknowledge) to parameters stored in chip-select registers. If all parameters match, the appropriate chip-select signal is asserted. Select signals are active low. If a chip-select function is given the same address as a microcontroller module or an internal memory array, an access to that address goes to the module or array, and the chip-select signal is not asserted. The external address and data buses do not reflect the internal access.

All chip-select circuits except $\overline{\text{CSBOOT}}$ are disabled out of reset. Chip-select option registers must not be written until base addresses have been written to the proper base address registers. Alternate functions for chip-select pins are enabled if appropriate data bus pins are held low at the release of $\overline{\text{RESET}}$.

Table 17 lists allocation of chip-selects and discrete outputs on the pins of the MCU.

Table 17 Chip-Select and Discrete Output Allocation

Pin	Chip-Select	Discrete Outputs
CSBOOT	CSBOOT	_
BR	CS0	_
BG	CS1	_
BGACK	CS2	_
FC0	CS3	PC0
FC1	CS4	PC1
FC2	CS5	PC2
ADDR19	CS6	PC3
ADDR20	CS7	PC4
ADDR21	CS8	PC5
ADDR22	CS9	PC6
ADDR23	CS10	_

3.6.1 Chip-Select Registers

Each chip-select pin can have one or more functions. Chip-select pin assignment registers CSPAR[0:1] determine functions of the pins. Pin assignment registers also determine port size for dynamic bus allocation. A pin data register (PORTC) latches data for chip-select pins that are used for discrete output.

Blocks of addresses are assigned to each chip-select function. Block sizes of two Kbytes to one Mbyte can be selected by writing values to the appropriate base address registers CSBARBT and CSBAR[0:10]. However, because the logic state of ADDR20 is always the same as the state of ADDR19 in the MC68HC16S2, the largest usable block size is 512 Kbytes. Multiple chip-selects assigned to the same block of addresses must have the same number of wait states.

Chip-select option registers CSORBT and CSOR[0:10] determine timing of and conditions for assertion of chip-select signals. Eight parameters, including operating mode, access size, synchronization, and wait state insertion can be specified.

Initialization software usually resides in a peripheral memory device controlled by the chip-select circuits. CSBOOT and registers CSORBT and CSBARBT are provided to support bootstrap operation.

3.6.2 Pin Assignment Registers

The pin assignment registers contain twelve 2-bit fields that determine functions of the chip-select pins. Each pin has two or three possible functions, as shown in **Table 18**.

Assignment 16-Bit **Alternate Discrete** Register **Chip-Select Function** Output **CSBOOT** CSPAR0 **CSBOOT** CS₀ $\overline{\mathsf{BR}}$ CS₁ BG CS₂ **BGACK** CS3 FC0 PC₀ CS₄ FC1 PC1 CS₅ FC2 PC2 CS₆ ADDR19 PC3 CSPAR1 CS7 ADDR20 PC4 CS8 ADDR21 PC₅ CS9 ADDR22 PC6 CS₁₀ ADDR23 **ECLK**

Table 18 Chip-Select Pin Functions

Table 19 shows pin assignment field encoding. Pins that have no discrete output function do not use the %00 encoding.

Table 19 Pin Assignment Encodings

Bit Field	Description
00	Discrete output
01	Alternate function
10	Chip-select (8-bit port)
11	Chip-select (16-bit port)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	CS5PA	\[1:0]	CS4PA	A[1:0]	CS3PA	[1:0]	CS2PA	[1:0]	CS1PA	[1:0]	CS0PA	[1:0]	CSBT	PA[1:0]
RESET:																
	0	0	DATA2	1	DATA2	1	DATA2	1	DATA1	1	DATA1	1	DATA1	1	1	DATA0

CSPAR0 contains seven 2-bit fields that determine the functions of corresponding chip-select pins. CSPAR0[15:14] are not used. These bits always read zero; writes have no effect. CSPAR0 bit 1 always reads one; writes to CSPAR0 bit 1 have no effect. **Table 20** shows CSPAR0 pin assignments.

Table 20 CSPAR0 Pin Assignments

CSPAR0 Field	Chip-Select Signal	Alternate Signal	Discrete Output
CS5PA[1:0]	CS5	FC2	PC2
CS4PA[1:0]	CS4	FC1	PC1
CS3PA[1:0]	CS3	FC0	PC0
CS2PA[1:0]	CS2	BGACK	_
CS1PA[1:0]	CS1	BG	_
CS0PA[1:0]	CS0	BR	_
CSBTPA[1:0]	CSBOOT	_	_

CSPAR1 — Chip-Select Pin Assignment Register 1

\$YFFA46

\$YFFA44

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	CS10PA	\[1:0]	CS9PA	[1:0]	CS8PA	[1:0]	CS7PA	[1:0]	CS6PA	[1:0]
RES	SET:														
0	0	0	0	0	0	DATA7 ¹	1	DATA [7:6] ¹	1	DATA [7:5] ¹	1	DATA [7:4] ¹	1	DATA [7:3] ¹	1

NOTES:

The reset state of DATA[7:3] determines whether pins controlled by CSPAR1 are initially configured as high-order address lines or chip-selects. **Table 21** shows the correspondence between DATA[7:3] and the reset configuration of CS[10:6]/ADDR[23:19].

Table 21 Reset Pin Function of CS[10:6]

	Data B	us Pins at	Reset		Chip-Select/Address Bus Pin Function						
DATA7	DATA6	DATA5	DATA4	DATA3	CS10/	CS9/	CS8/	CS7/	CS8/		
					ADDR23	ADDR22	ADDR21	ADDR20	ADDR19		
1	1	1	1	1	CS10	CS9	CS8	CS7	CS6		
1	1	1	1	0	CS10	CS9	CS8	CS7	ADDR19		
1	1	1	0	Х	CS10	CS9	CS8	ADDR20	ADDR19		
1	1	0	Х	Х	CS10	CS9	ADDR21	ADDR20	ADDR19		
1	0	Х	Х	Х	CS10	ADDR22	ADDR21	ADDR20	ADDR19		
0	Х	Х	Х	Х	ADDR23	ADDR22	ADDR21	ADDR20	ADDR19		

^{1.} Refer to **Table 21** for CSPAR1 reset state information.

CSPAR1 contains five 2-bit fields that determine the functions of corresponding chip-select pins. CSPAR1[15:10] are not used. These bits always read zero; writes have no effect. **Table 22** shows CSPAR1 pin assignments.

Table 22 CSPAR1 Pin Assignments

CSPAR1 Field	Chip-Select Signal	Alternate Signal	Discrete Output
CS10PA[1:0]	CS10	ADDR23	ECLK
CS9PA[1:0]	CS9	ADDR22	PC6
CS8PA[1:0]	CS8	ADDR21	PC5
CS7PA[1:0]	CS7	ADDR20	PC4
CS6PA[1:0]	CS6	ADDR19	PC3

Port size determines the way in which bus transfers to external addresses are allocated. Port size of eight bits or sixteen bits can be selected when a pin is assigned as a chip-select. Port size and transfer size affect how the chip-select signal is asserted. Refer to **3.6.4 Option Registers** for more information.

Out of reset, chip-select pin function is determined by the logic level on a corresponding data bus pin. These pins have weak internal pull-up drivers, but can be held low by external devices. Either 16-bit chip-select function (%11) or alternate function (%01) can be selected during reset. All pins except the boot ROM chip-select pin (CSBOOT) are disabled out of reset.

The <u>CSBOOT</u> signal is enabled out of reset. The state of the DATA0 line during reset determines what port width <u>CSBOOT</u> uses. If DATA0 is held high (either by the weak internal pull-up driver or by an external pull-up device), 16-bit port size is selected. If DATA0 is held low, 8-bit port size is selected.

A pin programmed as a discrete output drives an external signal to the value specified in the pin data register. No discrete output function is available on pins CSBOOT, BR, BG, or BGACK. ADDR23 provides ECLK output rather than a discrete output signal.

When a pin is programmed for discrete output or alternate function, internal chip-select logic still functions and can be used to generate $\overline{\mathsf{DSACK}}$ or $\overline{\mathsf{AVEC}}$ internally on an address and control signal match.

3.6.3 Base Address Registers

Each chip-select has an associated base address register. A base address is the lowest address in the block of addresses enabled by a chip-select. Block size is the extent of the address block above the base address. Block size is determined by the value contained in the BLKSZ field. Multiple chip-selects may be assigned to the same block of addresses so long as each chip-select uses the same number of wait states.

The BLKSZ field determines which bits in the base address field are compared to corresponding bits on the address bus during an access. Provided other constraints determined by option register fields are also satisfied, when a match occurs, the associated chip-select signal is asserted.

After reset, the MCU fetches the address of the first instruction to be executed from the reset vector, located beginning at address \$000000 in program space. To support bootstrap operation from reset, the base address field in CSBARBT has a reset value of all zeros. A memory device containing the reset vector and an initialization routine can be automatically enabled by CSBOOT after a reset. The block size field in CSBARBT has a reset value of 512 Kbytes.

CSBARBT — Chip-Select Base Address Register Boot ROM

\$Y	F	F	Α	48

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR 23	ADDR 22	ADDR 21	ADDR 20	ADDR 19	ADDR 18	ADDR 17	ADDR 16	ADDR 15	ADDR 14	ADDR 13	ADDR 12	ADDR 11		BLKSZ[2:0]	
RES	SET:														
Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	1	1	1

CSBAR[0:10] — Chip-Select Base Address Registers

\$YFFA4C-\$YFFA74

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR 23*	ADDR 22*	ADDR 21*	ADDR 20*	ADDR 19	ADDR 18	ADDR 17	ADDR 16	ADDR 15	ADDR 14	ADDR 13	ADDR 12	ADDR 11	E	BLKSZ[2:0]	
RES	SET:														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

^{*}ADDR[23:20] follow the state of ADDR19 in the MC68HC16S2. ADDR[23:20] must match ADDR19 in the base address register for the chip select to be active.

ADDR[23:11] — Base Address Field

This field sets the starting address of a particular address space. The address compare logic uses only the most significant bits to match an address within a block. The value of the base address must be an integer multiple of the block size.

NOTE

Because ADDR[23:20] = ADDR19 in the CPU16, maximum block size is 512 Kbytes. For this same reason, addresses from \$080000 to \$F7FFFF are inaccessible. Blocks can be based above this dead zone, but the effect of ADDR19 must be considered.

BLKSZ[2:0] — Block Size Field

This field determines the size of the block that must be enabled by the chip-select. **Table 23** shows bit encoding for the base address registers block size field.

Table 23 Block Size Field Bit Encoding

BLKSZ[2:0]	Block Size	Address Lines Compared
000	2 Kbyte	ADDR[23:11]
001	8 Kbyte	ADDR[23:13]
010	16 Kbyte	ADDR[23:14]
011	64 Kbyte	ADDR[23:16]
100	128 Kbyte	ADDR[23:17]
101	256 Kbyte	ADDR[23:18]
110	512 Kbyte	ADDR[23:19]
111	512 Kbyte	ADDR[23:20]

ADDR[23:20] are at the same logic level as ADDR19 during normal operation.

3.6.4 Option Registers

The option registers contain eight fields that determine timing of and conditions for assertion of chip-select signals. To assert a chip-select signal, and to provide DSACK or autovector support, other constraints set by fields in the option register and in the base address register must also be satisfied.

CSORBT — Chip-Select Option Register Boot ROM \$Y											\$Y	FFA4A			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	BYTE	[[1:0]	R/W	[1:0]	STRB		DSAC	K[3:0]		SPAC	E[1:0]		IPL[2:0]		AVEC
RES	ET:														
0	1	1	1	1	0	1	1	0	1	1	1	0	0	0	0
CSOR[0:10] — Chip-Select Option Registers \$YFFA4E-YFFA															
CSOR	[0:10]	— Chi _l	p-Seled	ct Opti	on Reg	isters							\$YFFA	4E-Y	FFA76
15 15	[0:10]	— Chi _l	p-Seled	ct Option	on Reg	isters 9	8	7	6	5	4	3	\$YFFA	4E-Y	FFA76
_	_	13		11				7 :K[3:0]	6		4 EE[1:0]		-	.4E–Y	
15	14 BYTE	13	12	11	10			7 :K[3:0]	6		-		2	1	0

CSORBT, the option register for CSBOOT, contains special reset values that support bootstrap operation from peripheral memory devices.

The following bit descriptions apply to both CSORBT and CSOR[0:10] option registers.

MODE — Asynchronous/Synchronous Mode

- 0 = Asynchronous mode (chip-select assertion determined by bus control signals)
- 1 = Synchronous mode (chip-select assertion synchronized with ECLK signal)

In asynchronous mode, the chip-select is asserted synchronized with \overline{AS} or \overline{DS} .

DSACK[3:0] is not used in synchronous mode because a bus cycle is only performed as a synchronous operation. When a match condition occurs on a chip-select programmed for synchronous operation, the chip-select signals the EBI that an ECLK cycle is pending.

BYTE[1:0] — Upper/Lower Byte Option

This field is used only when the chip-select 16-bit port option is selected in the pin assignment register. **Table 24** lists upper/lower byte options.

Table 24 Upper/Lower Byte Options

BYTE[1:0]	Description
00	Disable
01	Lower byte
10	Upper byte
11	Both bytes

$R/\overline{W}[1:0]$ — Read/Write

This field causes a chip-select to be asserted only for reads, only for writes, or for both reads and writes. Refer to **Table 25** for options available.

Table 25 R/W Encodings

R/W[1:0]	Description
00	Reserved
01	Read only
10	Write only
11	Read/Write

STRB — Address Strobe/Data Strobe

0 = Address strobe

1 = Data strobe

This bit controls the timing for assertion of a chip-select in asynchronous mode. Selecting address strobe causes chip-select to be asserted synchronized with address strobe. Selecting data strobe causes chip-select to be asserted synchronized with data strobe.

DSACK[3:0] — Data and Size Acknowledge

This field specifies the source of DSACK in asynchronous mode. It also allows the user to adjust bus timing with internal DSACK generation by controlling the number of wait states that are inserted to optimize bus speed in a particular application. **Table 26** shows the DSACK[3:0] encoding. The fast termination encoding (%1110) is used for two-cycle access to external memory.

Table 26 DSACK Field Encoding

DSACK[3:0]	Clock Cycles Required Per Access	Wait States Per Access
0000	3	0 Wait states
0001	4	1 Wait state
0010	5	2 Wait states
0011	6	3 Wait states
0100	7	4 Wait states
0101	8	5 Wait states
0110	9	6 Wait states
0111	10	7 Wait states
1000	11	8 Wait states
1001	12	9 Wait states
1010	13	10 Wait states
1011	14	11 Wait states
1100	15	12 Wait states
1101	16	13 Wait states
1110	2	Fast termination
1111	_	External DSACK

SPACE[1:0] — Address Space

Use this option field to select an address space for the chip-select logic. The CPU16 normally operates in supervisor space, but interrupt acknowledge cycles must take place in CPU space. **Table 27** shows address space bit encodings.

Table 27 Address Space Bit Encodings

SPACE[1:0]	Address Space
00	CPU space
01	User space
10	Supervisor space
11	Supervisor/User space

IPL[2:0] — Interrupt Priority Level

If the space field is set for CPU space, chip-select logic can be used for interrupt acknowledge. During an interrupt acknowledge cycle, the priority level on address lines ADDR[3:1] is compared to the value in the IPL field. If the values are the same, a chip-select is asserted, provided that other option register conditions are met. **Table 28** shows IPL field encoding.

Table 28 Interrupt Priority Level Field Encoding

IPL[2:0]	Interrupt Priority Level
000	Any level
001	1
010	2
011	3
100	4
101	5
110	6
111	7

This field only affects the response of chip-selects and does not affect interrupt recognition by the CPU. Any level means that chip-select is asserted regardless of the level of the interrupt acknowledge cycle.

AVEC — Autovector Enable

- 0 = External interrupt vector enabled
- 1 = Autovector enabled

This field selects one of two methods of acquiring an interrupt vector number during an external interrupt acknowledge cycle.

If the chip-select is configured to trigger on an interrupt acknowledge cycle (SPACE[1:0] = %00) and the $\overline{\text{AVEC}}$ field is set to one, the chip-select circuit generates an internal $\overline{\text{AVEC}}$ signal in response to an external interrupt cycle, and the SIM supplies an automatic vector number. Otherwise, the vector number must be supplied by the requesting device. An internal autovector is generated only in response to interrupt requests from the SIM $\overline{\text{IRQ}}$ pins. Interrupt requests from other IMB modules are ignored.

The AVEC bit must not be used in synchronous mode, as autovector response timing can vary because of ECLK synchronization.

3.6.5 Port C Data Register

Bit values in port C determine the state of chip-select pins used for discrete output. When a pin is assigned as a discrete output, the value in this register appears at the output. This is a read/write register. Bit 7 is not used. Writing to this bit has no effect, and it always returns zero when read.

PORTC — Port C Data Register \$YFFA41 15 12 7 5 1 0 14 13 11 10 9 8 6 4 3 2 NOT USED 0 PC6 PC5 PC4 PC3 PC2 PC1 PC0 RESET: 0 1 1 1 1 1 1 1

3.7 General-Purpose Input/Output

SIM pins can be configured as two general-purpose I/O ports, E and F. The following paragraphs describe registers that control the ports.


\$YFFA11, YFFA13 PORTE0, PORTE1 — Port E Data Register 10 0 12 11 8 7 6 5 4 3 2 1 NOT USED PE7 PE6 PE5 PE4 PE3 PE2 PE1 PE0 RESET: U U U U U U U U

A write to the port E data register is stored in the internal data latch and, if any port E pin is configured as an output, the value stored for that bit is driven on the pin. A read of the port E data register returns the value at the pin only if the pin is configured as a discrete input. Otherwise, the value read is the value stored in the register.

The port E data register is a single register that can be accessed in two locations. When accessed at \$YFFA11, the register is referred to as PORTE0; when accessed at \$YFFA13, the register is referred to as PORTE1. The register can be read or written at any time. It is unaffected by reset.

	DDRE — Port E Data Direction Register \$YFFA15															FFA15
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0
_	RES	ET:														
									0	0	0	0	0	0	0	0

The bits in this register control the direction of the pin drivers when the pins are configured as I/O. Any bit in this register set to one configures the corresponding pin as an output. Any bit in this register cleared to zero configures the corresponding pin as an input. This register can be read or written at any time.




DATA8 DATA8 DATA8 DATA8 DATA8 DATA8

The bits in this register control the function of each port E pin. Any bit set to one configures the corresponding pin as a bus control signal, with the function shown in **Table 29**. Any bit cleared to zero defines the corresponding pin to be an I/O pin, controlled by PORTE and DDRE.

Data bus bit 8 controls the state of this register following reset. If DATA8 is set to one during reset, the register is set to \$FF, which defines all port E pins as bus control signals. If DATA8 is cleared to zero during reset, this register is set to \$00, configuring all port E pins as I/O pins.


Table 29 Port E Pin Assignments

PEPAR Bit	Port E Signal	Bus Control Signal
PEPA7	PE7	SIZ1
PEPA6	PE6	SIZ0
PEPA5	PE5	ĀS
PEPA4	PE4	DS
PEPA3	PE3	_
PEPA2	PE2	AVEC
PEPA1	PE1	DSACK1
PEPA0	PE0	DSACK0




A write to the port F data register is stored in the internal data latch, and if any port F pin is configured as an output, the value stored for that bit is driven onto the pin. A read of the port F data register returns the value at the pin only if the pin is configured as a discrete input. Otherwise, the value read is the value stored in the register.

The port F data register is a single register that can be accessed in two locations. When accessed at \$YFFA19, the register is referred to as PORTF0; when accessed at \$YFFA1B, the register is referred to as PORTF1. The register can be read or written at any time. It is unaffected by reset.



The bits in this register control the direction of the pin drivers when the pins are configured as I/O. Any bit in this register set to one configures the corresponding pin as an output. Any bit in this register cleared to zero configures the corresponding pin as an input. This register can be read or written at any time.



The bits in this register control the function of each port F pin. Any bit cleared to zero defines the corresponding pin to be an I/O pin. Any bit set to one defines the corresponding pin to be an interrupt request signal or MODCLK. The MODCLK signal has no function after reset. **Table 30** shows port F pin assignments.

Table 30 Port F Pin Assignments

PFPAR Field	Port F Signal	Alternate Signal
PFPA7	PF7	ĪRQ7
PFPA6	PF6	ĪRQ6
PFPA5	PF5	ĪRQ5
PFPA4	PF4	ĪRQ4
PFPA3	PF3	ĪRQ3
PFPA2	PF2	ĪRQ2
PFPA1	PF1	ĪRQ1
PFPA0	PF0	MODCLK

Data bus pin 9 controls the state of this register following reset. If DATA9 is set to one during reset, the register is set to \$FF, which defines all port F pins as interrupt request inputs. If DATA9 is cleared to zero during reset, this register is set to \$00, defining all port F pins as I/O pins.

3.8 Resets

Reset procedures handle system initialization and recovery from catastrophic failure. The MCU performs resets with a combination of hardware and software. The SIM determines whether a reset is valid, asserts control signals, performs basic system configuration based on hardware mode-select inputs, then passes control to the CPU.

Reset occurs when an active low logic level on the \overline{RESET} pin is clocked into the SIM. Resets are gated by the CLKOUT signal. Asynchronous resets are assumed to be catastrophic. An asynchronous reset can occur on any clock edge. Synchronous resets are timed to occur at the end of bus cycles. If there is no clock when \overline{RESET} is asserted, reset does not occur until the clock starts. Resets are clocked in order to allow completion of write cycles in progress at the time \overline{RESET} is asserted.

Reset is the highest-priority CPU16 exception. Any processing in progress is aborted by the reset exception, and cannot be restarted. Only essential tasks are performed during reset exception processing. Other initialization tasks must be accomplished by the exception handler routine.

3.8.1 SIM Reset Mode Selection

The logic states of certain data bus pins during reset determine SIM operating configuration. In addition, the state of the MODCLK pin determines system clock source and the state of the BKPT pin determines what happens during subsequent breakpoint assertions. **Table 31** is a summary of reset mode selection options.

Table 31 Reset Mode Selection

Mode Select Pin	Default Function (Pin Left High)	Alternate Function (Pin Pulled Low)
DATA0	CSBOOT 16-Bit	CSBOOT 8-Bit
DATA1	CS0 CS1 CS2	BR BG BGACK
DATA2	CS3 CS4 CS5	FC0 FC1 FC2
DATA3 DATA4 DATA5 DATA6 DATA7	CS6 CS[7:6] CS[8:6] CS[9:6] CS[10:6]	ADDR19 ADDR[20:19] ADDR[21:19] ADDR[22:19] ADDR[23:19]
DATA8	DSACK[1:0] AVEC, DS, AS SIZ[1:0]	PORTE
DATA9	IRQ[7:1] MODCLK	PORTF
DATA11	Test mode disabled	Test mode enabled
MODCLK	VCO = System clock	EXTAL = System clock
BKPT	Background mode disabled	Background mode enabled

Data lines have weak internal pull-up drivers. External bus loading can overcome the weak internal pull-up drivers on data bus lines, and hold pins low during reset. Use an active device to hold data bus lines low. Data bus configuration logic must release the bus before the first bus cycle after reset to prevent conflict with external memory devices. The first bus cycle occurs ten CLKOUT cycles after RESET is released. If external mode selection logic causes a conflict of this type, an isolation resistor on the driven lines may be required.

3.8.2 Functions of Pins for Other Modules During Reset

Generally, pins associated with modules other than the SIM default to port functions, and input/output ports are set to input state. This is accomplished by disabling pin functions in the appropriate control registers, and by clearing the appropriate port data direction registers. Refer to individual module sections in this manual for more information. **Table 32** is a summary of module pin function out of reset.

Table 32 Module Pin Functions

Module	Pin Mnemonic	Function
CPU16	DSI/IPIPE1	DSI/IPIPE1
	DSO/IPIPE0	DSO/IPIPE0
	BKPT/DSCLK	BKPT/DSCLK

3.8.3 Reset Timing

The RESET input must be asserted for a specified minimum period in order for reset to occur. External RESET assertion can be delayed internally for a period equal to the longest bus cycle time (or the bus monitor timeout period) in order to protect write cycles from being aborted by reset. While RESET is asserted, SIM pins are either in a disabled high-impedance state or are driven to their inactive states.

When an external device asserts RESET for the proper period, reset control logic clocks the signal into an internal latch. The control logic drives the RESET pin low for an additional 512 CLKOUT cycles after it detects that the RESET signal is no longer being externally driven, to guarantee this length of reset to the entire system.

If an internal source asserts the reset signal, the reset control logic asserts RESET for a minimum of 512 cycles. If the reset signal is still asserted at the end of 512 cycles, the control logic continues to assert RESET until the internal reset signal is negated.

After 512 cycles have elapsed, the RESET pin goes to an inactive, high-impedance state for ten cycles. At the end of this 10-cycle period, the RESET pin is tested. When the input is at logic level one, reset exception processing begins. If, however, the RESET pin is at logic level zero, the reset control logic drives the pin low for another 512 cycles. At the end of this period, the pin again goes to high-impedance state for ten cycles, then it is tested again. The process repeats until RESET is released.

3.8.4 Power-On Reset

When the SIM clock synthesizer is used to generate the system clock, power-on reset involves special circumstances related to application of system and clock synthesizer power. Regardless of clock source, voltage must be applied to clock synthesizer power input pin V_{DDSYN} in order for the MCU to operate. The following discussion assumes that V_{DDSYN} is applied before and during reset. This minimizes crystal start-up time. When V_{DDSYN} is applied at power-on, start-up time is affected by specific crystal parameters and by oscillator circuit design. V_{DD} ramp-up time also affects pin state during reset.

During power-on reset, an internal circuit in the SIM drives the IMB and external reset lines. The circuit releases the internal reset line as V_{DD} ramps up to the minimum specified value, and SIM pins are initialized. As V_{DD} reaches a specified minimum value, the clock synthesizer VCO begins operation and clock frequency ramps up to specified limp mode frequency. The external $\overline{\text{RESET}}$ line remains asserted until the clock synthesizer PLL locks and 512 CLKOUT cycles elapse.

The SIM clock synthesizer provides clock signals to the other MCU modules. After the clock is running and the internal reset signal is asserted for four clock cycles, these modules reset. V_{DD} ramp time and VCO frequency ramp time determine how long these four cycles take. Worst case is approximately 15 milliseconds. During this period, module port pins may be in an indeterminate state. While input-only pins can be put in a known state by means of external pull-up resistors, external logic on input/output or output-only pins must condition the lines during this time. Active drivers require high-impedance buffers or isolation resistors to prevent conflict.

3.8.5 Use of Three-State Control Pin

Asserting the three-state control (TSC) input causes the MCU to put all output drivers in an inactive, high-impedance state. The signal must remain asserted for ten clock cycles in order for drivers to change state. There are certain constraints on use of TSC during power-on reset:

- When the internal clock synthesizer is used (MODCLK held high during reset), synthesizer rampup time affects how long the ten cycles take. Worst case is approximately 20 ms from TSC assertion.
- When an external clock signal is applied (MODCLK held low during reset), pins go to high-impedance state as soon after TSC assertion as ten clock pulses have been applied to the EXTAL pin.
- When TSC assertion takes effect, internal signals are forced to values that can cause inadvertent mode selection. Once the output drivers change state, the MCU must be powered down and restarted before normal operation can resume.

3.9 Interrupts

Interrupt recognition and servicing involve complex interaction between the CPU16, the SIM, and a device or module requesting interrupt service.

The CPU16 provides seven levels of interrupt priority (1–7), seven automatic interrupt vectors, and 200 assignable interrupt vectors. All interrupts with priorities less than seven can be masked by the interrupt priority (IP) field in the condition code register. The CPU16 handles interrupts as a type of asynchronous expression.

There are seven interrupt request signals ($\overline{IRQ[7:1]}$). These signals are used internally on the IMB, and there are corresponding pins for external interrupt service requests. The CPU treats all interrupt requests as though they come from internal modules — external interrupt requests are treated as interrupt service requests from the SIM. Each of the interrupt request signals corresponds to an interrupt priority level. $\overline{IRQ1}$ has the lowest priority and $\overline{IRQ7}$ the highest.

Interrupt recognition is determined by interrupt priority level and interrupt priority mask value. The interrupt priority mask consists of three bits (IP[2:0]) in the CPU16 condition code register. Binary values %000 to %111 provide eight priority masks. Masks prevent an interrupt request of a priority less than or equal to the mask value from being recognized and processed. IRQ7, however, is always recognized, even if the mask value is %111.

IRQ[7:1] are active-low level-sensitive inputs. The low on the pin must remain asserted until an interrupt acknowledge cycle corresponding to that level is detected.

 $\overline{IRQ7}$ is transition-sensitive as well as level-sensitive: a level 7 interrupt is not detected unless a falling edge transition is detected on the $\overline{IRQ7}$ line. This prevents redundant servicing and stack overflow. A non-maskable interrupt is generated each time $\overline{IRQ7}$ is asserted as well as each time the priority mask changes from %111 to a lower number while $\overline{IRQ7}$ is asserted.

Interrupt requests are sampled on consecutive falling edges of the system clock. Interrupt request input circuitry has hysteresis: to be valid, a request signal must be asserted for at least two consecutive clock periods. Valid requests do not cause immediate exception processing, but are left pending. Pending requests are processed at instruction boundaries or when exception processing of higher-priority exceptions is complete.

The CPU16 does not latch the priority of a pending interrupt request. If an interrupt source of higher priority makes a service request while a lower priority request is pending, the higher priority request is serviced. If an interrupt request with a priority equal to or lower than the current IP mask value is made, the CPU16 does not recognize the occurrence of the request. If simultaneous interrupt requests of different priorities are made, and both have a priority greater than the mask value, the CPU16 recognizes the higher-level request.

3.9.1 Interrupt Acknowledge and Arbitration

When the CPU16 detects one or more interrupt requests of a priority higher than the interrupt priority mask value, it places the interrupt request level on the address bus and initiates a CPU space read cycle. The request level serves two purposes: it is decoded by modules or external devices that have requested interrupt service, to determine whether the current interrupt acknowledge cycle pertains to them, and it is latched into the IP mask field in the CPU16 condition code register, to preclude further interrupts of lower priority during interrupt service.

Modules or external devices that have requested interrupt service must decode the interrupt priority mask value placed on the address bus during the interrupt acknowledge cycle and respond if the priority of the service request corresponds to the mask value. However, before modules or external devices respond, interrupt arbitration takes place.

MOTOROLA MC68HC16S2 42 MC68HC16S2TS/D Arbitration is performed by means of serial contention between values stored in individual module interrupt arbitration (IARB) fields. Each module that can request interrupt service, including the SIM, has an IARB field in its configuration register. IARB fields can be assigned values from %0000 to %1111. In order to implement an arbitration scheme, each module that can request interrupt service must be assigned a unique, non-zero IARB field value during system initialization. Arbitration priorities range from %0001 (lowest) to %1111 (highest) — if the CPU recognizes an interrupt service request from a source that has an IARB field value of %0000, a spurious interrupt exception is processed.

WARNING

Do not assign the same arbitration priority to more than one module. When two or more IARB fields have the same non-zero value, the CPU16 interprets multiple vector numbers at the same time, with unpredictable consequences.

Because the EBI manages external interrupt requests, the SIM IARB value is used for arbitration between internal and external interrupt requests. The reset value of IARB for the SIM is %1111, and the reset IARB value for all other modules is %0000.

Although arbitration is intended to deal with simultaneous requests of the same priority, it always takes place, even when a single source is requesting service. This is important for two reasons: the EBI does not transfer the interrupt acknowledge read cycle to the external bus unless the SIM wins contention, and failure to contend causes the interrupt acknowledge bus cycle to be terminated early, by a bus error.

When arbitration is complete, the module with the highest arbitration priority must terminate the bus cycle. Internal modules place an interrupt vector number on the data bus and generate appropriate internal cycle termination signals. In the case of an external interrupt request, after the interrupt acknowledge cycle is transferred to the external bus, the appropriate external device must decode the mask value and respond with a vector number, then generate data and size acknowledge (DSACK) termination signals, or it must assert the autovector (AVEC) request signal. If the device does not respond in time, the EBI bus monitor asserts the bus error signal (BERR), and a spurious interrupt exception is taken.

Chip-select logic can also be used to generate internal AVEC or DSACK signals in response to interrupt requests from external devices. Chip-select address match logic functions only after the EBI transfers an interrupt acknowledge cycle to the external bus following IARB contention. If a module makes an interrupt request of a certain priority, and the appropriate chip-select registers are programmed to generate AVEC or DSACK signals in response to an interrupt acknowledge cycle for that priority level, chipselect logic does not respond to the interrupt acknowledge cycle, and the internal module supplies a vector number and generates internal cycle termination signals.

For periodic timer interrupts, the PIRQL field in the periodic interrupt control register (PICR) determines PIT priority level. A PIRQL value of %000 means that PIT interrupts are inactive. By hardware convention, when the CPU16 receives simultaneous interrupt requests of the same level from more than one SIM source (including external devices), the periodic interrupt timer is given the highest priority, followed by the IRQ pins. Refer to **3.4.6 Periodic Interrupt Timer** for more information.

3.9.2 Interrupt Processing Summary

A summary of the interrupt processing sequence follows. When the sequence begins, a valid interrupt service request has been detected and is pending.

- A. The CPU finishes higher priority exception processing or reaches an instruction boundary.
- B. The processor state is stacked, then the CCR PK extension field is cleared.
- C. The interrupt acknowledge cycle begins:

43

- 1. FC[2:0] are driven to %111 (CPU space) encoding.
- 2. The address bus is driven as follows: ADDR[23:20] = %1111; ADDR[19:16] = %1111, which indicates that the cycle is an interrupt acknowledge CPU space cycle; ADDR[15:4] = %111111111111; ADDR[3:1] = the priority of the interrupt request being acknowledged; and ADDR0 = %1.
- 3. The request level is latched from the address bus into the IP mask field in the condition code register.
- D. Modules or external peripherals that have requested interrupt service decode the priority value on ADDR[3:1]. If request priority is the same as acknowledged priority, arbitration by IARB contention takes place.
- E. After arbitration, the interrupt acknowledge cycle is completed in one of the following ways:
 - 1. When there is no contention (IARB = %0000), the spurious interrupt monitor asserts $\overline{\text{BERR}}$, and the CPU16 generates the spurious interrupt vector number.
 - 2. The dominant interrupt source supplies a vector number and DSACK signals appropriate to the access. The CPU16 acquires the vector number.
 - 3. The internal AVEC signal is asserted by the dominant interrupt source and the CPU16 generates an autovector number corresponding to interrupt priority.
 - 4. The bus monitor asserts BERR and the CPU16 generates the spurious interrupt vector number.
- F. The vector number is converted to a vector address.
- G. The content of the vector address is loaded into the PC, and the processor transfers control to the exception handler routine.

3.10 Factory Test Block

The test submodule supports scan-based testing of the various MCU modules. It is integrated into the SIM to support production testing.

Test submodule registers are intended for Motorola use. Register names and addresses are provided to indicate that these addresses are occupied.

SIMTR — System Integration Module Test Register	\$YFFA02
SIMTRE — System Integration Module Test Register (E Clock)	\$YFFA08
TSTMSRA — Master Shift Register A	\$YFFA30
TSTMSRB — Master Shift Register B	\$YFFA32
TSTSC — Test Module Shift Count	\$YFFA34
TSTRC — Test Module Repetition Count	\$YFFA36
CREG — Test Module Control Register	\$YFFA38
DREG — Test Module Distributed Register	\$YFFA3A

MOTOROLA MC68HC16S2 44 MC68HC16S2TS/D

4 Central Processing Unit

The CPU16 is a true 16-bit, high-speed device. It was designed to give M68HC11 users a path to higher performance while maintaining maximum compatibility with existing systems.

4.1 Overview

The CPU16 instruction set is optimized for high performance. There are two 16-bit general-purpose accumulators and three 16-bit index registers. The CPU16 supports 8-bit (byte), 16-bit (word), and 32-bit (long-word) load and store operations, as well as 16- and 32-bit signed fractional operations. Code development is simplified by the background debugging mode.

CPU16 memory space includes a one Mbyte data space and a one Mbyte program space. Twenty-bit addressing and transparent bank switching are used to implement extended memory. In addition, most instructions automatically handle bank boundaries.

The CPU16 includes instructions and hardware to implement control-oriented digital signal processing functions with a minimum of interfacing. A multiply and accumulate unit provides the capability to multiply signed 16-bit fractional numbers and store the resulting 32-bit fixed point product in a 36-bit accumulator. Modulo addressing supports finite impulse response filters.

Use of high-level languages is increasing as controller applications become more complex and control programs become larger. These languages make rapid development of portable software possible. The CPU16 instruction set supports high-level languages.

4.2 M68HC11 Compatibility

The CPU16 architecture is a superset of the M68HC11 CPU architecture. All M68HC11 CPU resources are available in the CPU16. M68HC11 CPU instructions are either directly implemented in the CPU16, or have been replaced by instructions with an equivalent form. The instruction sets are source code compatible, but some instructions are executed differently in the CPU16. These instructions are mainly related to interrupt and exception processing — M68HC11 CPU code that processes interrupts, handles stack frames, or manipulates the condition code register must be rewritten.

CPU16 execution times and number of cycles for all instructions are different from those of the M68HC11 CPU. As a result, cycle-related delays and timed control routines may be affected.

The CPU16 also has several new or enhanced addressing modes. M68HC11 CPU direct mode addressing has been replaced by a special form of indexed addressing that uses the new IZ register and a reset vector to provide greater flexibility.

4.3 Programming Model




Figure 12 CPU16 Programming Model

4.3.1 Condition Code Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S	MV	Н	EV	N	Z	٧	С		IP[2:0]		SM		PK[3:0]	

S — STOP Enable

- 0 = Stop clock when LPSTOP instruction is executed
- 1 = Perform NOP when LPSTOP instruction is executed

MV — Accumulator M overflow flag

MV is set when an overflow into AM35 has occurred.

H — Half Carry Flag

H is set when a carry from A3 or B3 occurs during BCD addition.

EV — Extension Bit Overflow Flag

EV is set when an overflow into AM31 has occurred.

N — Negative Flag

N is set when the MSB of a result register is set.

Z — Zero Flag

Z is set when all bits of a result register are zero.

V — Overflow Flag

V is set when a two's complement overflow occurs as the result of an operation.

C — Carry Flag

C is set when a carry or borrow occurs during an arithmetic operation. This flag is also used during shift and rotate to facilitate multiple word operations.

IP[2:0] — Interrupt Priority Field

The priority value in this field (0 to 7) is used to mask interrupts.

SM — Saturate Mode Bit

When SM is set, if either EV or MV is set, data read from AM using TMER or TMET is given maximum positive or negative value, depending on the state of the AM sign bit before overflow.

PK[3:0] — Program Counter Address Extension Field

This field is concatenated with the program counter to form a 20-bit address.

4.4 Data Types

The CPU16 supports the following data types:

- Bit data
- 8-bit (byte) and 16-bit (word) integers
- 32-bit long integers
- 16-bit and 32-bit signed fractions (MAC operations only)
- 20-bit effective address consisting of 16-bit page address plus 4-bit extension

A byte is eight bits wide and can be accessed at any byte location. A word is composed of two consecutive bytes, and is addressed at the lower byte. Instruction fetches are always accessed on word boundaries. Word operands are normally accessed on word boundaries as well, but can be accessed on odd byte boundaries, with a substantial performance penalty.

To be compatible with the M68HC11, misaligned word transfers and misaligned stack accesses are allowed. Transferring a misaligned word requires two successive byte operations.

4.5 Addressing Modes

The CPU16 provides ten types of addressing. Each type encompasses one or more addressing modes. Six CPU16 addressing types are identical to M68HC11 addressing types.

All modes generate ADDR[15:0]. This address is combined with ADDR[19:16] from an extension field to form a 20-bit effective address. Extension fields are part of a bank switching scheme that provides the CPU16 with a one Mbyte address space. Bank switching is transparent to most instructions. ADDR[19:16] of the effective address change when an access crosses a bank boundary. However, it is important to note that the value of the associated extension field is dependent on the type of instruction, and usually does not change as a result of effective address calculation.

In the immediate modes, the instruction argument is contained in bytes or words immediately following the instruction. The effective address is the address of the byte following the instruction. The AIS, AIX/Y/Z, ADDD and ADDE instructions have an extended 8-bit mode where the immediate value is an 8-bit signed number that is sign-extended to 16 bits, and then added to the appropriate register. Use of the extended 8-bit mode decreases execution time.

Extended mode instructions contain ADDR[15:0] in the word following the opcode. The effective address is formed by concatenating EK and the 16-bit extension.

In the indexed modes, registers IX, IY, and IZ, together with their associated extension fields, are used to calculate the effective address. Signed 16-bit mode and signed 20-bit mode are extensions to the M68HC11 indexed addressing mode.

For 8-bit indexed mode, an 8-bit unsigned offset contained in the instruction is added to the value contained in the index register and its associated extension field.

For 16-bit mode, a 16-bit signed offset contained in the instruction is added to the value contained in the index register and its associated extension field.

For 20-bit mode, a 20-bit signed offset is added to the value contained in the index register. This mode is used for JMP and JSR instructions.

Inherent mode instructions use information available to the processor to determine the effective address. Operands (if any) are system resources and are thus not fetched from memory.

Accumulator offset mode adds the contents of 16-bit accumulator E to one of the index registers and its associated extension field to form the effective address. This mode allows use of index registers and an accumulator within loops without corrupting accumulator D.

Relative modes are used for branch and long branch instructions. A byte or word signed two's complement offset is added to the program counter if the branch condition is satisfied. The new PC value, concatenated with the PK field, is the effective address.

Post-modified index mode is used with the MOVB and MOVW instructions. A signed 8-bit offset is added to index register X after the effective address formed by XK and IX is used.

In M68HC11 systems, direct mode can be used to perform rapid accesses to RAM or I/O mapped into page 0 (\$0000 to \$00FF), but the CPU16 uses the first 512 bytes of page 0 for exception vectors. To compensate for the loss of direct mode, the ZK field and index register Z have been assigned reset initialization vectors. By resetting the ZK field to a chosen page, and using 8-bit unsigned index mode with IZ, a programmer can access useful data structures anywhere in the address map.

MOTOROLA MC68HC16S2 48 MC68HC16S2TS/D

4.6 Instruction Set

The CPU16 instruction set is based on that of the M68HC11, but the opcode map has been rearranged to maximize performance with a 16-bit data bus. All M68HC11 instructions are supported by the CPU16, although they may be executed differently. Most M68HC11 code runs on the CPU16 following reassembly. However, take into account changed instruction times, the interrupt mask, and the new interrupt stack frame.

The CPU16 has a full range of 16-bit arithmetic and logic instructions, including signed and unsigned multiplication and division. New instructions have been added to support extended addressing and digital signal processing.

Table 33 is a quick reference to the entire CPU16 instruction set. Because it is only affected by a few instructions, the LSB of the condition code register is not shown in the table. Instructions that affect the interrupt mask and PK field are noted. Table 34 provides a key to the table nomenclature.

49

Table 33 Instruction Set Summary

ABA Add B In A (A) + (B) ⇒ A (N) + (N) ⇒ A (N) ⇒ A (N) + (N) ⇒ A (N)	Mnemonic	Operation	Description	Address					Conditio			ı Co	des		
ABX Add B to IX (XX : IX) + (000 : B) = XX : IX INH 374F — 2 — <t< th=""><th></th><th></th><th></th><th>Mode</th><th>Opcode</th><th>Operand</th><th>Cycles</th><th>s</th><th>ΜV</th><th>Н</th><th>EV</th><th>N</th><th>Z</th><th>٧</th><th>С</th></t<>				Mode	Opcode	Operand	Cycles	s	ΜV	Н	EV	N	Z	٧	С
ABV Add B to IV (YK: IV)+ (000 · B) = 2K: IV INH 375F — 2 —	ABA	Add B to A	$(A) + (B) \Rightarrow A$	INH	370B	_	2	_	_	Δ	_	Δ	Δ	Δ	Δ
ABZ Add B to IZ (ZE (12) + (000 : B) ⇒ ZE / 12 INH 376F — 2 — <th< td=""><td>ABX</td><td>Add B to IX</td><td>(XK : IX) + (000 : B) ⇒ XK : IX</td><td>INH</td><td>374F</td><td>_</td><td>2</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>$\overline{}$</td></th<>	ABX	Add B to IX	(XK : IX) + (000 : B) ⇒ XK : IX	INH	374F	_	2	_	_	_	_	_	_	_	$\overline{}$
ACE Add E : Do AM (AM) (AM) (B : D) ⇒ AM INH 3723 — 2 — A — <td>ABY</td> <td>Add B to IY</td> <td>(YK : IY) + (000 : B) ⇒ YK : IY</td> <td>INH</td> <td>375F</td> <td>_</td> <td>2</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>=</td>	ABY	Add B to IY	(YK : IY) + (000 : B) ⇒ YK : IY	INH	375F	_	2	_	_	_	_	_	_	_	=
ACED	ABZ	Add B to IZ		INH	376F	_	2	_	_	_	_	_	_	_	_
ADCA Add with Carry to A	ACE	Add E to AM	(AM[31:16]) + (E) ⇒ AM	INH	3722	_	2	_	Δ	_	Δ	_	_	_	$\overline{}$
INDB, Y F33 ff 6 6 1 1 1 1 1 1 1 1	ACED	Add E : D to AM	$(AM) + (E : D) \Rightarrow AM$	INH	3723	_	4	_	Δ	_	Δ	_	_	_	_
INDB, Z 1743 9999 6 1743 1743 1743 1743 1743 1743 1744 1743 1744 1743 1744 1743 1744 1743 1744 1743 1744 1743 1743 1744 1743 1743 1743 1744 1743 1743 1743 1743 1744 1743 1744 1743 1744 1743 1744	ADCA	Add with Carry to A	$(A) + (M) + C \Rightarrow A$	IND8, X	43	ff	6	_	_	Δ	_	Δ	Δ	Δ	Δ
MM8 ND16 x 1743 9999 6 ND16 x 1753 ND16 x				IND8, Y	53	ff	6								
ND16, X 1743 9999 6 9999 9999 9999 9999 9999				IND8, Z	63	ff	6								
IND16, Y 1753 9999 6 8 8 8 8 8 8 8 8 8					l	ii									
IND16, Z 1763 9999 6					l	9999									
ADCB Add with Carry to B (B) + (M) + C ⇒ B INDB, X C3 ff 6 6					l	9999									
E, X 2743 6 6 6 6 6 6					l										
E, Y 2753					l										
E, Z 2763 −					l										
ADCB Add with Carry to B (B) + (M) + C ⇒ B INDB, X C3 ff 6 − − Δ − Δ Δ Δ Δ INDB, Z E3 ff 6 6 − − Δ − Δ Δ Δ Δ INDB, Z E3 ff 6 6 − − Δ − Δ Δ Δ Δ INDB, Z E3 ff 6 6 − − Δ − Δ Δ Δ Δ INDB, Z E3 ff 6 6 − − Δ − Δ Δ Δ Δ INDB, Z E3 E3 E3 E3 E3 E3 E3					l										
INDB, Y D3 ff 6 6 INMB F3 ii 2 IND16, X 17C3 9999 6 IND16, Y 17C3 9999 6 IND16, Y 17E3 9999 6 EXT 17F3 hh 6 6 E, X 27C3 − 6 IND16, Y 37D3 9999 6 IND16, X 37C3 9999 6 EXT 37F3 hh 6 E, X 2783 − 7 E, X 2784 − − − − 0 ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆ ∆	4000	A 11 31 0 1 D	(5) (44) 0 5												
IND8, Z E3 ff 6 2 2 1 1 1 1 1 1 1 1	ADCB	Add with Carry to B	$(B) + (M) + C \Rightarrow B$					-	_	Δ	_	Δ	Δ	Δ	Δ
MM8 F3 ii 2 6 ND16, X 17C3 g9g9 6 ND16, Y 17D3 G999 G ND16, X 17D3					l	I I									
ND16, X 17C3 9999 6 6 8 8 17C3 9999 6 6 8 17C3 17C3 9999 6 6 8 17C3 17C3 9999 6 6 8 17C3 17C3 9999 6 8 17C3 9999 6 8 17C3 17C3 9999 6 8 17C3 17C3 9999 6 8 17C3 17C															
ND16, Y 17D3 9999 6 ND16, Z 17E3 9999 6 EXT 17F3 Hh															
IND16, Z 17E3 9999 6						I I									
EXT				,	l	I I									
E, X 27C3 - 6 6 6 7 6 6 7 7 6 6					l										
E, Y 27D3 6 6 6 6 6 6 6 6															
ADCD Add with Carry to D (D) + (M : M + 1) + C ⇒ D IND8, X 83 ff 6 6 − − − − −															
ADCD Add with Carry to D (D) + (M : M + 1) + C ⇒ D IND8, X IND8, Y IND8, Y IND8, Z A3 ff 6 6 IND16, X 37C3 gggg 6 IND16, Z 2783 — 6 EXT 37F3 hh II 6 EX Z 27A3 — 6 IND16, Z 27A3 — 6 IND16, X 37C3 gggg 6 IND16, X 37C3 IND16,					l										
IND8, Y 93 ff 6 6 6 6 6 6 6 6	ADCD	Add with Carry to D	$(D) + (M : M + 1) + C \Rightarrow D$			ff		_	_	_	_	Δ	Δ	Δ	Δ
IND8, Z A3 ff 6		,													
IND16, X 37C3 gggg 6 g															
IND16, Y 37D3 9999 6				IMM16	37B3	jj kk	4								
IND16, Z 37E3 gggg 6 EXT 37F3 hh II 6 E, X 2783 — 6 E, Z 2793 E,				IND16, X	37C3	9999	6								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				IND16, Y	37D3	9999	6								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				IND16, Z	37E3	9999	6								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						hh II									
ADCE Add with Carry to E $(E) + (M : M + 1) + C \Rightarrow E$ $(E) + (E) + (M : M + 1) + C \Rightarrow E$ $(E) + (E) + ($						-									
ADCE Add with Carry to E $(E) + (M : M + 1) + C \Rightarrow E$ $IMM16$ $IND16, X$ 3743 $gggg$ 6 $IND16, Y$ 3753 $gggg$ 6 $IND16, Z$ 3763 $gggg$ 6 EXT 3773 $hh II 6 6 $															
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$															
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ADCE	Add with Carry to E	$(E) + (M : M + 1) + C \Rightarrow E$		l	1 "			_	_	_	Δ	Δ	Δ	Δ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						I I									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						I I									
ADDA					l										
IND8, Y	VDD 4	Add to A	(A) + (NA) · A					<u> </u>		A .		Α.	A	A	A
IND8, Z 61 ff 6	ADDA	Add to A	$(A) + (M) \Rightarrow A$,	l			-	_	Δ	_		Δ	Δ	Δ
IMM8															
IND16, X 1741 gggg 6															
IND16, Y 1751 gggg 6															
IND16, Z															
EXT 1771 hh II 6 E, X 2741 — 6 E, Y 2751 — 6						I I									
E, X 2741 — 6 E, Y 2751 — 6															
E, Y 2751 — 6															
				E, Z	2761	_	6								

Mnemonic	Operation	Description	Address		Instruction				Con	ditio	n Co	des		
			Mode	Opcode	Operand	Cycles	S	ΜV	Н	EV	N	Z	٧	С
ADDB	Add to B	$(B) + (M) \Rightarrow B$	IND8, X	C1	ff	6		_	Δ	'-	Δ	Δ	Δ	Δ
		, , , ,	IND8, Y	D1	ff	6								
			IND8, Z	E1	ff	6								
			IMM8	F1	ii	2								
			IND16, X	17C1	9999	6								
			IND16, X	17D1		6								
				l	9999									
			IND16, Z	17E1	9999	6								
			EXT	17F1	hh II	6								
			E, X	27C1	-	6								
			E, Y	27D1	-	6								
			E, Z	27E1	-	6								
ADDD	Add to D	$(D) + (M : M + 1) \Rightarrow D$	IND8, X	81	ff	6	_	_	_	_	Δ	Δ	Δ	Δ
			IND8, Y	91	ff	6								
			IND8, Z	A1	ff	6								
			IMM8	FC	ii	2								
			IMM16	37B1	jj kk	4								
			IND16, X	l										
			· '	37C1	9999	6								
			IND16, Y	37D1	9999	6								
			IND16, Z	37E1	9999	6								
			EXT	37F1	hh II	6								
			E, X	2781	-	6								
			E, Y	2791	-	6								
			E, Z	27A1	_	6								
ADDE	Add to E	$(E) + (M : M + 1) \Rightarrow E$	IMM8	7C	ii	2	_	_	_	_	Δ	Δ	Δ	Δ
		(=, : (:, : =	IMM16	3731	jj kk	4					-			
			IND16, X	3741	1 "	6								
				l	9999	6								
			IND16, Y	3751	9999									
			IND16, Z	3761	9999	6								
			EXT	3771	hh II	6								
ADE	Add D to E	$(E) + (D) \Rightarrow E$	INH	2778	_	2	_	_	_	_	Δ	Δ	Δ	Δ
ADX	Add D to IX	$(XK : IX) + (20 \times D) \Rightarrow$	INH	37CD	_	2	—	_	_	_	 -	_	_	_
		$(XK : IX) + (20 \times D) \Rightarrow XK : IX$												
ADY	Add D to IY	(VK · IV) + (20 · · D) →	INH	37DD	_	2	_	_	_		<u> </u>	_	_	_
		(YK : IY) + (20 « D) ⇒ YK : IY												
ADZ	Add D to IZ		INH	37ED		2								
ADZ	Add D to IZ	$(ZK : IZ) + (20 \times D) \Rightarrow$	l livii i	3760	-	2	-	_	_	_	-	_	_	_
		ZK : IZ												
AEX	Add E to IX	(XK : IX) + (20 « D) ⇒	INH	374D	-	2	 —	_	_	_		_	_	_
		$(XK : IX) + (20 \times D) \Rightarrow XK : IX$												
AEY	Add E to IY		INH	375D		2		_	_	_	 	_	_	_
,	7.00 = 10.1	(YK : IY) + (20 « D) ⇒ YK : IY		0.02		_								
		IK.II												
AEZ	Add E to IZ	$(ZK : IZ) + (20 \times D) \Rightarrow$	INH	376D	-	2	_	_	_	_	-	_	_	_
		ŻK : IZ												
AIS	Add Immediate Data	(SK : SP) + (20 « IMM) ⇒	IMM8	3F	ii	2	_	_	_	_	_	_	_	=
	to Stack Pointer	SK:SP	IMM16	373F	jj kk	4								
AIX	Add Immediate Value	(XK : IX) + (20 « IMM) ⇒	IMM8	3C	i ii	2	_		_		<u> </u>	Δ	_	_
7	to IX	XK : IX	IMM16	373C	jj kk	4						_		
AIY	Add Immediate Value	(YK : IY) + (20 « IMM) ⇒	IMM8	3D	ii	2						Α.		
AH		' ' ' '		l			_	_	_	_	-	Δ	_	_
	to IY	YK : IY	IMM16	373D	jj kk	4								
AIZ	Add Immediate Value	(ZK : IZ) + (20 « IMM) ⇒	IMM8	3E	ii l	2		_	_	_		Δ	_	_
	to IZ	ZK : IZ	IMM16	373E	jj kk	4					L			
ANDA	AND A	(A) • (M) ⇒ A	IND8, X	46	ff	6	<u> </u>	_	=	_	Δ	Δ	0	_
			IND8, Y	56	ff	6								
			IND8, Z	66	ff	6								
			IMM8	76	ii	2								
			IND16, X	1746		6								
			IND16, X	l	9999	6								
				1756	9999									
			IND16, Z	1766	9999	6								
	1	1	EXT	1776	hh II	6								
			_											
			E, X	2746	-	6								
			E, X E, Y E, Z	2746 2756	_	6 6								

Mnemonic	Operation	Description	Address		Instruction Opcode Operand Cycles				Con		ı Co			
			Mode	Opcode	Operand	Cycles	S	ΜV	Н	ΕV	N	Z	٧	С
ANDB	AND B	(B) • (M) ⇒ B	IND8, X	C6	ff	6		_	_	_	Δ	Δ	0	_
			IND8, Y	D6	ff	6								
			IND8, Z	E6	ff	6								
			IMM8	F6	ii	2								
			IND16, X	17C6	9999	6								
			IND16, X	17D6	I	6								
				l	9999									
			IND16, Z	17E6	9999	6								
			EXT	17F6	hh II	6								
			E, X	27C6	-	6								
			E, Y	27D6	-	6								
			E, Z	27E6	-	6								
ANDD	AND D	(D) • (M : M + 1) ⇒ D	IND8, X	86	ff	6	_	_	_	_	Δ	Δ	0	_
			IND8, Y	96	ff	6								
			IND8, Z	A6	ff	6								
			IMM16	37B6	jj kk	4								
			IND16, X	37C6										
					9999	6								
			IND16, Y	37D6	9999	6								
			IND16, Z	37E6	9999	6								
			EXT	37F6	hh II	6								
			E, X	2786	-	6								
			E, Y	2796	_	6								
			E, Z	27A6	_	6								
ANDE	AND E	(E) • (M : M + 1) ⇒ E	IMM16	3736	jj kk	4		_	_	_	Δ	Δ	0	_
ANDL	7,110 2	$(L) \circ (W : W \cap I) \to L$	IND16, X	3746	I	6							O	
				l	9999									
			IND16, Y	3756	9999	6								
			IND16, Z	3766	9999	6								
			EXT	3776	hh II	6								
ANDP ¹	AND CCR	(CCR) • IMM16⇒ CCR	IMM16	373A	jj kk	4	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ
ASL	Arithmetic Shift Left		IND8, X	04	ff	8	_	_	_	_	Δ	Δ	Δ	Δ
/\OL	7 that in case of the Left		IND8, Y	14	ff	8					_			
		C + 0		l	I									
		b7 b0	IND8, Z	24	ff	8								
			IND16, X	1704	9999	8								
			IND16, Y	1714	9999	8								
			IND16, Z	1724	9999	8								
			EXT	1734	hh II	8								
ASLA	Arithmetic Shift Left A		INH	3704	_	2	_	_	_	_	Δ	Δ	Δ	Δ
														
		C←												
		b7 b0												
ASLB	Arithmetic Shift Left B		INH	3714	-	2		_	_	_	Δ	Δ	Δ	Δ
		C ← 0 ← 0												
ASLD	Arithmetic Shift Left D		INH	27F4		2		_			Δ	Δ	Δ	Δ
AGLD	Antimietic Smit Leit D		livi i	2/14	-	2	-	_	_	_		Δ	Δ	Δ
		© ← □□□ +0												
		b15 b0												
ASLE	Arithmetic Shift Left E		INH	2774	_	2	_	_	_	_	Δ	Δ	Δ	Δ
														
		CKIIIIIK0												
4011	A 31 - 21 - 21 - 21 - 21 - 21 - 21 - 21 -	b15 b0		0=5-							ļ.,			
ASLM	Arithmetic Shift Left		INH	27B6	-	4		Δ	_	Δ	Δ	_	_	Δ
	AM													
		C←□□ □□←0												
ASLW	Arithmetic Shift Left	66	IND16, X	2704	gaaa	8		_	_	_	Α.	Δ	٨	Δ
AGEVV		,	IND16, X IND16, Y	2704	9999			_	_	_	🗠	Δ	Δ	Δ
	Word	[CHTTTT-		l	9999	8								
		C ← ← 0	IND16, Z	2724	9999	8								
			EXT	2734	hh II	8								
ASR	Arithmetic Shift Right		IND8, X	0D	ff	8		_		_	Δ	Δ	Δ	Δ
			IND8, Y	1D	ff	8								
			IND8, Z	2D	ff	8								
		07 00	IND16, X	170D	9999	8								
			IND16, Y	171D	9999	8								
			IND16, 7	171D	I	8								
					9999									
			EXT	173D	hh II	8					L.			
ASRA	Arithmetic Shift Right		INH	370D	_	2		_	_	_	Δ	Δ	Δ	Δ
	A													
		→ C b7 b0												

Mnemonic	Operation	Description	Address		Instruction				Cond	ditior	ı Co	des		
			Mode	Opcode	Operand	Cycles	S	ΜV	' Н	ΕV	N	Z	٧	С
ASRB	Arithmetic Shift Right		INH	371D	_	2	-	_		_	Δ	Δ	Δ	Δ
	В													
ASRD	Arithmetic Shift Right	b/ b0	INH	27FD		2					_	Δ	Δ	Δ
ASRD	D D		IINI	27FD		2		_	_	_	Δ	Δ	Δ	Δ
ASRE	Arithmetic Shift Right		INH	277D	_	2	 	_		_	Δ	Δ	Δ	Δ
	E													
ASRM	Arithmetic Shift Right		INH	27BA	_	4	-	_	_	Δ	Δ	_	_	Δ
	AM													
ASRW	Arithmetic Shift Right		IND16, X	270D	9999	8	-	_	_	_	Δ	Δ	Δ	Δ
	Word		IND16, Y	271D	9999	8								
		b15 b0 10	IND16, Z EXT	272D 273D	gggg hh ll	8 8								
5002	Branch if Carry Clear	If C = 0, branch	REL8	B4	rr	6, 2	┢	_		_	_	_		_
BCC ² BCLR	Clear Bit(s)	(M) • (Mask) ⇒ M	IND8, X	1708	mm ff	8					Δ	Δ	0	
DOLK	Olear Bit(s)	(W) (Wask) -> W	IND8, Y	1718	mm ff	8						Δ	0	
			IND8, Z	1728	mm ff	8								
			IND16, X	08	mm gggg	8								
			IND16, Y	18	mm gggg	8								
			IND16, Z EXT	28 38	mm gggg	8 8								
BCLRW	Clear Bit(s) in a Word	(M : M + 1) • (Mask) ⇒	IND16, X	2708	mm hh ll	10	H	_		_	Δ	Δ	0	_
BOLKW	Clear Bit(3) iii a word	M: M + 1	IND16, Y	2718	mmmm gggg	10						_	Ü	
			IND16, Z	2728	mmmm gggg	10								
			EXT	2738	mmmm hh II mmmm	10								
BCS ²	Branch if Carry Set	If C = 1, branch	REL8	B5	rr	6, 2	-	_		_		_		_
BEQ ²	Branch if Equal	If Z = 1, branch	REL8	B7	rr	6, 2	-	_		_	-	_		_
BGE ²	Branch if Greater Than	If $N \oplus V = 0$, branch	REL8	BC	rr	6, 2	⊨	_		_	_	_		_
	or Equal to Zero	·				0, 2								
BGND	Enter Background Debug Mode	If BDM enabled, begin debug; else, illegal instruction trap	INH	37A6	_	_	_	_	_	_	_	_	_	_
BGT ²	Branch if Greater Than Zero	If $Z \div (N \oplus V) = 0$, branch	REL8	BE	rr	6, 2		_	_	_	_		_	_
BHI ²	Branch if Higher	If C + Z = 0, branch	REL8	B2	rr	6, 2	-	_	_	_	_	_	_	_
BITA	Bit Test A	(A) • (M)	IND8, X	49	ff	6	_	_	_	_	Δ	Δ	0	
			IND8, Y	59	ff	6								
			IND8, Z IMM8	69 79	ff ii	6 2								
			IND16, X	1749	9999	6								
			IND16, Y	1759	9999	6								
			IND16, Z	1769	9999	6								
			EXT	1779	hh II	6								
			E, X E, Y	2749 2759		6 6								
			E, Z	2769		6								
BITB	Bit Test B	(B) • (M)	IND8, X	C9	ff	6	 -	_		_	Δ	Δ	0	_
			IND8, Y	D9	ff	6								
			IND8, Z	E9	ff	6								
			IMM8	F9	ii	2								
			IND16, X IND16, Y	17C9 17D9	9999	6								
			IND16, Y IND16, Z	17E9	9999 9999	6 6								
			EXT	17E9	hh II	6								
			E, X	27C9	_	6								
			E, Y	27D9	-	6								
			E, Z	27E9	_	6								
BLE ²	Branch if Less Than or	If Z + (N ⊕ V) = 1, branch	REL8	BF	rr	6, 2	-	_	_	_	-	_	_	-
ĺ	Equal to Zero													

Mnemonic	Operation	Description	Address		Instruction		П		Con	ditio	ı Co	des		
	,		Mode	Opcode	Operand	Cycles	s	MV		_	N	Z	V	С
BLS ²	Branch if Lower or	If C + Z = 1, branch	REL8	B3	rr	6, 2	Ė	_		_	<u> </u>	_	7	\equiv
	Same													
BLT ²	Branch if Less Than	If N ⊕ V = 1, branch	REL8	BD	rr	6, 2	_	_	_	_	_	_	_	_
	Zero		551.0				Щ							
BMI ²	Branch if Minus	If N = 1, branch	REL8	BB	rr	6, 2					_			
BNE ²	Branch if Not Equal	If $Z = 0$, branch	REL8	B6	rr	6, 2	-	_	_	_	-	_	_	-
BPL ²	Branch if Plus	If N = 0, branch	REL8	BA	rr	6, 2	_	_	_	_	_	_	_	_
BRA	Branch Always	If 1 = 1, branch	REL8	В0	rr	6	 - - 	_		_	_	_	_	=
BRCLR ²	Branch if Bit(s) Clear	If (M) • (Mask) = 0, branch	IND8, X	СВ	mm ff rr	10, 12	_		_	_	_	_	_	_
			IND8, Y	DB	mm ff rr	10, 12								
			IND8, Z	EB	mm ff rr	10, 12								
			IND16, X	0A	mm gggg	10, 14								
			IND16, Y	1.0	rrrr	10 14								
			, או טאוו, ז	1A	mm gggg rrrr	10, 14								
			IND16, Z	2A	mm gggg	10, 14								
					rrrr	,								
			EXT	3A	mm hh ll	10, 14								
					rrrr									
BRN	Branch Never	If 1 = 0, branch	REL8	B1	rr	2	<u> </u>		_	_	-	_	_	_
BRSET ²	Branch if Bit(s) Set	If (M) • (Mask) = 0, branch	IND8, X	8B	mm ff rr	10, 12	1-		_	_	_	_	_	_
			IND8, Y	9B	mm ff rr	10, 12								
			IND8, Z	AB	mm ff rr	10, 12								
			IND16, X	0B	mm gggg	10, 14								
				4.5	rrrr									
			IND16, Y	1B	mm gggg	10, 14								
			INDAG 7	OD.	rrrr	10 11								
			IND16, Z	2B	mm gggg rrrr	10, 14								
			EXT	3B	mm hh ll	10, 14								
			LXI	35	rrrr	10, 14								
BSET	Set Bit(s)	(M) + (Mask) ⇒ M	IND8, X	1709	mm ff	8	┢			_	Δ	Δ	0	Δ
302.	001 2.1(0)	(iii) I (iiiddis) = iii	IND8, Y	1719	mm ff	8					_	_	ŭ	_
			IND8, Z	1729	mm ff	8								
			IND16, X	09	mm gggg	8								
			IND16, Y	19	mm gggg	8								
			IND16, Z	29	mm gggg	8								
			EXT	39	mm hh ll	8								
BSETW	Set Bit(s) in Word	(M : M + 1) + (Mask)	IND16, X	2709	9999	10	_		_	_	Δ	Δ	0	Δ
		⇒ M : M + 1			mmmm									
			IND16, Y	2719	9999	10								
			INDAC 7	0700	mmmm	40								
			IND16, Z	2729	gggg mmmm	10								
			EXT	2739	hh II	10								
			LXI	2133	mmmm	10								
BSR	Branch to Subroutine	(PK : PC) - 2 ⇒ PK : PC	REL8	36	rr	10	⇇				_	_		_
		Push (PC)												
		(SK : SP) - 2 ⇒ SK : SP												
		Push (CCR)												
		(SK : SP) - 2 ⇒ SK : SP												
		$(PK : PC) + Offset \Rightarrow PK : PC$					\perp							
BVC ²	Branch if Overflow	If V = 0, branch	REL8	B8	rr	6, 2	-	_	_	_	-	_	_	-
0	Clear	16 \/	חביי	DO.		6.0					_			
BVS ²	Branch if Overflow Set	If V = 1, branch	REL8	B9	rr	6, 2	匚	_			Ļ.	_	<u> </u>	_
CBA	Compare A to B	(A) – (B)	INH	371B		2	二			_	Δ	Δ	Δ	Δ
CLR	Clear a Byte in	\$00 ⇒ M	IND8, X	05	ff	4	-	_	_	_	0	1	0	0
	Memory		IND8, Y IND8, Z	15	ff #	4								
			IND8, Z IND16, X	25 1705	ff	4 6								
			IND16, X IND16, Y	1705	9999	6								
			IND16, Y	1715	9999 9999	6								
			EXT	1735	hh II	6								
CLRA	Clear A	\$00 ⇒ A	INH	3705		2	\vdash	_	_		0	1	0	0
CLRB	Clear B	\$00 ⇒ R	INH	3715	_	2	\vdash	_	_		0	1	0	0
CLRD	Clear D	\$0000 ⇒ D	INH	27F5	 	2	\vdash	_	_		0	1	0	0
CLRE	Clear E	\$0000 ⇒ E	INH	2775	_	2	\vdash			_	0	1	0	0
			· · · · ·				—				<u> </u>			

Mnemonic	Operation	Description	Address		Instruction				Con	ditior	ı Co	des		
			Mode	Opcode	Operand	Cycles	S	ΜV	Н	ΕV	N	Z	٧	С
CLRM	Clear AM	\$000000000 \Rightarrow AM[35:0]	INH	27B7	-	2	-	0	'	0		_	_	_
CLRW	Clear a Word in	\$0000 ⇒ M : M + 1	IND16, X	2705	gggg	6	_	_		_	0	1	0	0
	Memory		IND16, Y	2715	9999	6								
			IND16, Z	2725	9999	6								
			EXT	2735	hh II	6								
CMPA	Compare A to Memory	(A) – (M)	IND8, X	48	ff	6	_	_		_	Δ	Δ	Δ	Δ
			IND8, Y	58	ff	6								
			IND8, Z	68	ff	6								
			IMM8	78	ii	2								
			IND16, X	1748	gggg	6								
			IND16, Y	1758	9999	6								
			IND16, Z	1768	9999	6								
			EXT	1778	hh II	6								
			E, X	2748	_	6								
			E, Y	2758	_	6								
			E, Z	2768	_	6								
CMPB	Compare B to Memory	(B) – (M)	IND8, X	C8	ff	6	_	_		_	Δ	Δ	Δ	Δ
			IND8, Y	D8	ff	6								
			IND8, Z	E8	ff	6								
			IMM8	F8	ii	2								
			IND16, X	17C8	gggg	6								
			IND16, Y	17D8	9999	6								
			IND16, Z	17E8	9999	6								
			EXT	17F8	hh II	6								
			E, X	27C8		6								
			E, Y	27D8	_	6								
			E, Z	27E8	_	6								
COM	One's Complement	$FF - (M) \Rightarrow M, \text{ or } \overline{M} \Rightarrow M$	IND8, X	00	ff	8	_	_		_	Δ	Δ	0	1
OOM	One 3 complement	$ \psi \cap (W) \to W, \forall W \to W$	IND8, Y	10	ff	8					-	_	Ü	•
			IND8, Z	20	ff	8								
			IND16, X	1700	9999	8								
			IND16, X	1710	9999	8								
			IND16, Z	1720	9999	8								
			EXT	1730	hh II	8								
COMA	One's Complement A	$FF - (A) \Rightarrow A, \text{ or } \overline{M} \Rightarrow A$	INH	3700		2	_	_		_	Δ	Δ	0	1
COMB	One's Complement B	$FF - (B) \Rightarrow B, \text{ or } \overline{B} \Rightarrow B$	INH	3710	_	2					Δ	Δ	0	1
COMD	One's Complement D	$\$FFFF - (D) \Rightarrow D, \text{ or } \overline{D} \Rightarrow D$	INH	27F0	_	2					Δ	Δ	0	1
COME	One's Complement E	$\begin{array}{c} \text{$FFFF - (E) \Rightarrow E, \text{ or } \overline{E} \Rightarrow E} \end{array}$	INH	2770		2		_			Δ	Δ	0	1
								_						
COMW	One's Complement	\$FFFF - M : M + 1 ⇒	IND16, X	2700	9999	8	_	_	_	_	Δ	Δ	0	1
	Word	$M: M + 1, \text{ or } (\overline{M}: \overline{M} + 1) \Rightarrow$	IND16, Y	2710	9999	8								
		M : M + 1	IND16, Z	2720	9999	8								
000	0 0 0	(5) (11 11 1)	EXT	2730	hh II	8					<u> </u>			
CPD	Compare D to Memory	(D) – (M : M + 1)	IND8, X	88	ff	6		_	_	_	Δ	Δ	Δ	Δ
			IND8, Y	98	ff	6								
			IND8, Z	A8	ff	6								
			IMM16	37B8	jj kk	4								
			IND16, X	37C8	9999	6								
			IND16, Y	37D8	9999	6								
			IND16, Z	37E8	9999	6								
			EXT	37F8	hh II	6								
			E, X	2788	-	6								
			E, Y	2798	-	6								
			E, Z	27A8	_	6					_			
CPE	Compare E to Memory	(E) – (M : M + 1)	IMM16	3738	jjkk	4	-	_	_	_	Δ	Δ	Δ	Δ
			IND16, X	3748	9999	6					i			
			IND16, Y	3758	9999	6								
			IND16, Z	3768	9999	6								
			EXT	3778	hhll	6					L			
CPS	Compare Stack	(SP) – (M : M + 1)	IND8, X	4F	ff	6	-		_	_	Δ	Δ	Δ	Δ
	Pointer to Memory		IND8, Y	5F	ff	6								
			IND8, Z	6F	ff	6								
			IMM16	377F	jj kk	4								
		I .	IND16, X	174F	9999	6					i			
					3333		ı				Į.			
			IND16, X IND16, Y	175F	9999	6								

CPX Compare IX to Memory (IX) − (M : M + 1) IND8, X IND8, X IND8, Y SC Iff 6 G IND8, Z GC Iff 6 G IND8, Z GC Iff 6 G IND8, Z GC IJMM16 4 GC Iff 6 G IND8, Z GC IJMM16 6 G IMM16 G IJMM16 4 GC IJMM16 G IJMM16 6 G IMM16 G IJMM16 4 GC IJMM16 G IJMM16 6 G IMM16 G IJMM16 4 GC IJMM16 G IJMM16 G IJMM16 4 GC IJMM16 G IJMM16 G IJMM16 4 GC IJMM16 G	Mnemonic	Operation	Description	Address		Instruction				Con	ditio	ı Co	des		
NINB, Y SC ff 6 6 6 6 6 6 6 6				Mode	Opcode	Operand	Cycles	s	ΜV	Н	ΕV	N	Z	٧	С
NINB, Z GC ff G GE GE GE GE GE GE	CPX	Compare IX to	(IX) – (M : M + 1)			ff	6	 	_	_	_	Δ	Δ	Δ	Δ
IMM16 377C ijkk 4 1 1 1 1 1 1 1 1 1		Memory													
IND16, X 174C 9999 6 6					1	1									
IND16, Y 175C 1999 6 6					1										
IND16, Z 176C 1999 6 6					1										
CPY Compare IY to (IY) - (M : M + 1) NDB, X 4D ff 6 6					1										
CPY Compare IY to Memory (IY) – (M : M + 1) INDB, X 4D ff 6 6 − − − −															
Memory	ODV	0	(1)() (1)(1)(1)(1)(1)(1)(1)(1)(1		1							_		_	
NDB, Z GD ff 6 MM16 377D MM16 ND16, X 174D 9999 6 ND16, X 174D ND16, X ND16, X 175D ND16, X 177D ND16 ND16, X 177D ND16 ND16, X ND16, X 177D ND16 ND16, X ND16,	CPT		(11) - (101 : 101 + 1)		1			-	_	_	_		Δ	Δ	Δ
MM16 ND16, X 174D 175D 3939 6 ND16, Y 175D ND18 ND18, Y ND18, Y ND18, Y ND18, Y ND16, Y ND1		Memory			1										
ND16, X 174D 9999 6 9999 999					1										
ND16, Y 175D 9399 6					1										
IND16, Z 176D 9999 6				- ,	1	1									
CPZ					1										
CPZ Compare IZ to Memory					1										
Memory Memory MiND8, Y 5E ff 6 6 MiNB4 4 MiND16, X 174E 9999 6 MiND16, X 176E 9999 8 MiND16, X 176E 9999 6 MiND	CP7	Compare IZ to	$(17) - (M \cdot M + 1)$					 	_			Λ	Λ	Λ	Δ
INDB, Z GE MM16 377E ij kk 4 4 NID16, X 1774E 9999 6 NID16, X 1775E 9999 6 NID16, X 1776E NID16, X	0		(=) (-	_	_	_
MM16 ND16, X ND16,						1									
IND16, X 174E 9999 6 ND16, Y 175E 9999 6 ND16, Z 176E 9999 6 ND16, Z 176E 9999 6 ND16, Z 177E ND 1 ND															
IND16, Y 175E 9999 6 6 6 6 6 6 6 6					1										
DAA Decimal Adjust A Decimal Memory Decimal Memory Decimal Memory Decimal Adjust A Decimal Adjust Adjust A Decimal Adjust A Decimal Adjust A Decimal Adjust Adjust A Decimal Adjust A Decimal Adjust A Decimal Adjust Adjust A Decimal Adjust A Decimal Adjust A Decimal Adjust Adjust A Decimal Adjust A Decimal Adjust A Decimal Adjust Adjust A Decimal Adjust A Decimal Adjust A Decimal Adjust Adjust A Decimal Adjust A Decimal Adjust A Decimal Adjust Adjust A Decimal Adjust A Decimal Adjust A Decimal Adjust Adjust A Decimal Adjust A Decimal Adjust A Decimal Adjust Adjust A Decimal Adjust A Deci					1										
DAA Decimal Adjust A Decimal Adjust					176E										
DEC Decrement Memory (M) − \$01 ⇒ M IND8, X 11 ff 8 8 − − − − − Δ Δ Δ Δ IND8, Y 11 ff 8 8 − − − − − Δ Δ Δ Δ IND8, X 11 ff 8 8 − − − − − Δ Δ Δ Δ IND16, X 1701 gggg 8 gggg 8 gggg 8 IND16, Z 1721 gggg 8 gggg 8 gggg 8 IND16, Z 1721 gggg 8 gggg 8 gggg 8 IND16, Z 1721 gggg 8 gggg 8 gggg 8 gggg 8 IND16, Z 1721 gggg 8 − − − − Δ Δ Δ Δ Δ Δ Δ Δ				EXT	177E		6								
DEC Decrement Memory (M) − \$01 ⇒ M IND8, X 11 ff 8 8 − − − − − Δ Δ Δ Δ IND8, Y 11 ff 8 8 − − − − − Δ Δ Δ Δ IND8, X 11 ff 8 8 − − − − − Δ Δ Δ Δ IND16, X 1701 gggg 8 gggg 8 gggg 8 IND16, Z 1721 gggg 8 gggg 8 gggg 8 IND16, Z 1721 gggg 8 gggg 8 gggg 8 IND16, Z 1721 gggg 8 gggg 8 gggg 8 gggg 8 IND16, Z 1721 gggg 8 − − − − Δ Δ Δ Δ Δ Δ Δ Δ	DAA	Decimal Adjust A	(A) ₁₀	INH	3721	_	2	<u> </u>	_	_	_	Δ	Δ	U	Δ
INDB, Y 11 ff 8 8	DEC	Decrement Memory		IND8, X	01	ff	8	 	_		_	Δ	Δ	Δ	_
IND8, Z 21 ff 8 8 8 8 8 8 8 8		, i			11	ff	8								
IND16, Y 1711 9999 8 89999 8 8 8 8 8				IND8, Z	21	ff	8								
IND16, Y 1711 17				IND16, X	1701	9999	8								
DECA Decrement A (A) - \$01 ⇒ A INH 3701				IND16, Y	1711	1	8								
DECA Decrement A (A) - \$01 ⇒ A INH 3701				IND16, Z	1721		8								
DECB Decrement B (B) – \$01 ⇒ B INH 3711 — 2 — — A <				EXT	1731	hh II	8								
DECW Decrement Memory Word		Decrement A			1	_		-	_	_	_	Δ	Δ	Δ	_
Word		Decrement B				_		-	_	_	_	Δ	Δ	Δ	_
EDIV Extended Unsigned (E : D) / (IX) Quotient ⇒ IX Remainder ⇒ D	DECW	· 1			1	9999			_	_	_	Δ	Δ	Δ	_
EDIV Extended Unsigned Integer Divide (E:D) / (IX) Quotient ⇒ IX Remainder ⇒ D		Word	\Rightarrow M : M + 1		1	9999									
EDIV Extended Unsigned Integer Divide (E : D) / (IX) Quotient ⇒ IX Remainder ⇒ D					1										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	EDIV			INH	3728	_	24	-	_	_	_	Δ	Δ	Δ	Δ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Integer Divide													
					.=										
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	EDIVS			INH	3729	_	38	-	_	_	_	Δ	Δ	Δ	Δ
EMUL Extended Unsigned Multiply (E) * (D) ⇒ E : D INH 3725 — 10 — — — — Δ Δ — EMULS Extended Signed Multiply (E) * (D) ⇒ E : D INH 3726 — 8 — — — — Δ Δ — EORA Exclusive OR A (A) ⊕ (M) ⇒ A IND8, X 44 ff 6 G IND8, Y 54 ff 6 G IND8, Z 64 ff 6 IND8, Z 64 ff 6 IND8, Z 64 ff 100 G IND16, X 1744 gggg 6 GIND16, X 1744 gggg 6 GIND16, X 1744 gggg 6 GIND16, Y 1754 gggg 6 GIND16, Z 1764 gggg 6 GIND16, Z 1764 gggg 6 GIND16, Z 1764 gggg 6 GIND16, Z 1774 hh II 6 GIND16, Z 1774 Hh II 6 GIND16, Z 1774 GIND16, Z 1774 Hh II 6 GIND16, Z 1774 Hh II 6 GIND16, Z 1774 Hh II 6 GIND16, Z 1774 HH II GIND16, Z		Integer Divide													
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		F		1511	0705		40								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	EMUL		$(E) * (D) \Rightarrow E : D$	INH	3/25	_	10	-	_	_	_	Δ	Δ	_	Δ
Multiply	EMILLO		(F) :: (D) . F . D	INILI	2726		0								
EORA Exclusive OR A $(A) \oplus (M) \Rightarrow A$ $(A) \oplus (M) \Rightarrow A$ $(A) \oplus (A) \oplus $	EIVIULS		(E) * (D) ⇒ E : D	IINI	3/20	_	0	-	_	_	_		Δ	_	Δ
IND8, Y	ΕORA		$(\Delta) \oplus (M) \rightarrow \Delta$	IND8 X	11	- #	6					Α	Λ.	0	
IND8, Z 64 ff 6 ii 2 IMM8 74 ii 2 IND16, X 1744 gggg 6 IND16, Y 1754 gggg 6 IND16, Z 1764 gggg 6 EXT 1774 hh II 6 E, X 2744 — 6	LOIVA	LAGIUSIVE ON A	$(A) \cup (M) \rightarrow A$		1	1		_	_	_	_	Δ	Δ	U	_
IMM8					1	1									
IND16, X 1744 gggg 6 IND16, Y 1754 gggg 6 IND16, Z 1764 gggg 6 IND16, Z 1764 gggg 6 EXT 1774 hh II 6 E, X 2744 — 6				1 '	1										
IND16, Y 1754 gggg 6 IND16, Z 1764 gggg 6 EXT 1774 hh II 6 E, X 2744 — 6					1	1									
IND16, Z															
EXT 1774 hh II 6 E, X 2744 — 6															
E, X 2744 — 6					1										
, <u>, , , , , , , , , , , , , , , , , , </u>						_									
E, Z 2764 — 6						_									

Mnemonic	Operation	Description	Address		Instruction				Con	ditio	ı Co	des		
			Mode	Opcode	Operand	Cycles	S	MV	Н	ΕV	N	Z	٧	С
EORB	Exclusive OR B	(B) ⊕ (M) ⇒ B	IND8, X	C4	ff	6	 		_	_	Δ	Δ	0	=
			IND8, Y	D4	ff	6								
			IND8, Z	E4	ff	6								
			IMM8	F4	ii	2								
			IND16, X	17C4	9999	6								
			IND16, Y	17D4	9999	6								
			IND16, Z	17E4	9999	6								
			EXT	17F4	hh II	6								
			E, X E, Y	27C4 27D4	_	6 6								
			E, T	27E4	_	6								
EORD	Exclusive OR D	(D) ⊕ (M : M + 1) ⇒ D	IND8, X	84	ff	6			_	_	Δ	Δ	0	_
LOND	Exciditive Of B	$ (B) \oplus (W : W + 1) \rightarrow B $	IND8, Y	94	ff	6				_	4	Δ.	U	
			IND8, Z	A4	ff	6								
			IMM16	37B4	jj kk	4								
			IND16, X	37C4	9999	6								
			IND16, Y	37D4	9999	6								
			IND16, Z	37E4	9999	6								
			EXT	37F4	hh II	6								
			E, X	2784	_	6								
			E, Y	2794	_	6								
			E, Z	27A4	_	6								
EORE	Exclusive OR E	(E) ⊕ (M : M + 1) ⇒ E	IMM16	3734	jj kk	4	 			_	Δ	Δ	0	_
			IND16, X	3744	9999	6								
			IND16, Y	3754	9999	6								
			IND16, Z	3764	9999	6								
			EXT	3774	hh II	6								
FDIV	Fractional	$(D) / (IX) \Rightarrow IX$	INH	372B	_	22	<u> </u>	_	_	_	_	Δ	Δ	Δ
FMULS	Unsigned Divide Fractional Signed	Remainder \Rightarrow D (E) * (D) \Rightarrow E : D[31:1]	INH	3727	_	8	_	_	_	_	Δ	Δ	Δ	Δ
	Multiply	0 ⇒ D[0]												
IDIV	Integer Divide		INH	372A	_	22					_	Δ	0	Δ
INC	Increment Memory	(M) + \$01 ⇒ M	IND8, X	03	ff	8	-	_	_	_	Δ	Δ	Δ	_
			IND8, Y	13	ff	8								
			IND8, Z	23	ff	8								
			IND16, X	1703	9999	8								
			IND16, Y	1713	9999	8								
			IND16, Z	1723	9999	8								
		(4)	EXT	1733	hh II	8					ļ.,			
INCA	Increment A	(A) + \$01 ⇒ A	INH	3703	_	2	_			_	Δ	Δ	Δ	_
INCB	Increment B	(B) + \$01 ⇒ B	INH	3713	_	2	_				Δ	Δ	Δ	_
INCW	Increment Memory	(M: M + 1) + \$0001	IND16, X	2703	9999	8	-	_	_	_	Δ	Δ	Δ	_
	Word	⇒ M : M + 1	IND16, Y	2713	9999	8								
			IND16, Z	2723 2733	9999	8								
IMP	l	(5-5) . DIC DO	EXT		hh II	8								
JMP	Jump	⟨ea⟩ ⇒ PK : PC	EXT20	7A	zb hh ll	6	-	_	_	_	-	_	_	_
			IND20, X IND20, Y	4B 5B	zg gggg	8 8								
			IND20, Y IND20, Z	5B 6B	zg gggg	8								
JSR	Jump to Subroutine	Push (PC)	EXT20	FA	zg gggg zb hh ll	10	<u> </u>				<u> </u>			_
JOK	Jump to Subroutine	(SK : SP) – \$0002 ⇒ SK : SP	IND20, X	89	1	10	_	_	_	_	_	_	_	_
		Push (CCR)	IND20, X IND20, Y	99	zg gggg	12								
		Push (CCR) (SK : SP) – \$0002 ⇒ SK : SP	IND20, Y IND20, Z	99 A9	zg gggg	12								
		$\langle ea \rangle \Rightarrow PK : PC$	וואטבט, ב	73	zg gggg	12								
LBCC ²	Long Branch if Carry	If $C = 0$, branch	REL16	3784	rrrr	6, 4	<u> </u>		_	_	\vdash	_	_	_
LDCC	Clear					-, .								
LBCS ²	Long Branch if Carry Set	If C = 1, branch	REL16	3785	rrrr	6, 4	-	_	_	_	_	_	_	_
LBEQ ²	Long Branch if Equal to Zero	If Z = 1, branch	REL16	3787	rrrr	6, 4	_	_	_	_	_	_	_	=
LBEV ²	Long Branch if EV Set	If EV = 1, branch	REL16	3791	rrrr	6, 4	 	_		_	\vdash		_	_
-U- V	Long Branch if Greater	If N ⊕ V = 0, branch	REL16	378C	rrrr	6, 4	<u> </u>		_		-	_		_
	I Long Dianolli Greater	II IN U V - U, DIAIIUII	INLLIG	3700	''''	0, 4	_	_	_		_	_		_
LBGE ²	Than or Equal to Zero													
	Than or Equal to Zero Long Branch if Greater Than Zero	If $Z + (N \oplus V) = 0$, branch	REL16	378E	rrrr	6, 4	-	_	_	_	_	=	_	=

Mode	Mnemonic	Operation	Description	Address		Instruction			Conditio	n Co	des		
Than or Equal to Zero ELB.\$2 Grand EC + 2 = 1, branch REL16 3780 rrrr 6, 4				Mode	Opcode	Operand	Cycles	S M	/ H EV	N	Z	٧	С
To Same	LBLE ²		If Z + (N ⊕ V) = 1, branch	REL16	378F	rrrr	6, 4	_'-		_		=	_
Than Zero EBMY Long Branch if Mrus If N = 1, branch REL16 3788 rrrr 6, 4	LBLS ²	Long Branch if Lower	If C ⊹ Z = 1, branch	REL16	3783	rrrr	6, 4			-	_	_	=
LBM2	LBLT ²		If N ⊕ V = 1, branch	REL16	378D	rrrr	6, 4			-	_	=	=
LBM2	LBMI ²	Long Branch if Minus	If N = 1, branch	REL16	378B	rrrr	6, 4			<u> </u>	_		=
Long Long Branch Mote Mote		Long Branch if MV Set	If MV = 1, branch	REL16	3790	rrrr	6, 4			_	_		=
Equal to Zero		Long Branch if Not	If Z = 0, branch	REL16	3786	rrrr	6, 4	 		 	_		=
LERA Long Branch Always If 1 = 1, branch REL16 3780 mm 6 — — — — — — — — — — — — — — — — — — —		•	If N = 0, branch	REL16	378A	rrrr	6. 4				_	_	_
LBRN Long Branch Never H f = 0, branch REL16 3781 mm 6 -		_						 		 	_		_
LBSR		, ,	· ·					<u> </u>		 	_		_
LBVS² Long Branch if Overflow Set If V = 1, branch REL16 3789 rrrrr 6, 4	LBSR	Long Branch to Subroutine	Push (PC) (SK : SP) – 2 ⇒ SK : SP Push (CCR) (SK : SP) – 2 ⇒ SK : SP (PK : PC) + Offset ⇒ PK : PC		27F9	rrrr					_		
LDAA	LBVC ²	Overflow Clear	If V = 0, branch	REL16		rrrr	6, 4			_	_	_	-
INDB, Y 555 ff 6 6 6 6 6 6 6 6			·		3789						_	_	=
IMM8	LDAA	Load A	(M) ⇒ A	IND8, Y	55	ff	6			Δ	Δ	0	-
IND16, X 1745 9999 6						I I							
IND16, Y 1755 9999 6 9999 6 1755 9999 6 1755 9999 6 1755 9999 6 1755 1755 9999 6 1755													
IND16, Z													
EXT 1775 hh ii 6 6 6 6 6 6 6 6 6				1									
E, X 2745 6													
E, Z 2765													
E, Z 2765 −						_							
IND8, Y D5 ff 6 6						_							
IND8, Z E5 ff 6 ii 2 2 2 2 2 2 2 2	LDAB	Load B	(M) ⇒ B	IND8, X	C5	ff	6	 		Δ	Δ	0	Δ
IMM8				IND8, Y	D5	ff	6						
IND16, X 17C5 9999 6 99999 9999 9999 9999 99999 99999 99999 99999 99999 99999 99999 99999 999						I I							
IND16, Y 17D5 9999 6						ii i							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						9999							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				1									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				1		hh II							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						_							
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$						_							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDD	Lood D	(M : M : 1) . D										
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDD	Load D	(IVI: IVI + I) ⇒ D								Δ	0	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						1							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						I I							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						I I							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				1									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				EXT	37F5		6						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				E, X	2785	_	6						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				E, Y	2795	-							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDE	Load E	$(M:M+1)\Rightarrow E$			1				Δ	Δ	0 -	_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						I I							
						I I							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													
LDHI Initialize H and I $(M:M+1)\chi \Rightarrow HR$ EXT 27B0 — 8 — — — — — —	LDED	Load Concatenated	(M : M + 1) ⇒ E			1				-	_	_	_
	LDHI			EXT	27B0	_	8	 		_	_	_	_
			$(M:M+1)_{Y} \Rightarrow IR$										

Mnemonic	Operation	Description	Address		Instruction				Con	ditior	ı Co	des		
			Mode	Opcode	Operand	Cycles	s	ΜV	Н	ΕV	N	Z	٧	С
LDS	Load SP	$(M:M+1) \Rightarrow SP$	IND8, X	CF	ff	6	_	_		_	Δ	Δ	0	_
			IND8, Y	DF	ff	6								
			IND8, Z	EF -	ff	6								
			IND16, X	17CF	9999	6								
			IND16, Y	17DF	9999	6								
			IND16, Z	17EF	9999	6								
			EXT IMM16	17FF 37BF	hh II	6								
LDX	Load IX	(M · M · 4) · IV	IND8, X	CC	jj kk ff	6					_			
LDA	LUAU IA	(M : M + 1) ⇒ IX	IND8, X	DC	ff	6		_	_	_	Δ	Δ	0	_
			IND8, Z	EC	ff	6								
			IMM16	37BC	jj kk	4								
			IND16, X	17CC	9999	6								
			IND16, Y	17DC	9999	6								
			IND16, Z	17EC	9999	6								
			EXT	17FC	hh II	6								
LDY	Load IY	(M : M + 1) ⇒ IY	IND8, X	CD	ff	6	_	_	_	_	Δ	Δ	0	_
		(IND8, Y	DD	ff	6					_	_	-	
			IND8, Z	ED	ff	6								
			IMM16	37BD	jj kk	4								
			IND16, X	17CD	9999	6								
			IND16, Y	17DD	9999	6								
			IND16, Z	17ED	9999	6								
			EXT	17FD	hh II	6								
LDZ	Load IZ	$(M:M+1) \Rightarrow IZ$	IND8, X	CE	ff	6	_	_	_	_	Δ	Δ	0	_
		,	IND8, Y	DE	ff	6								
			IND8, Z	EE	ff	6								
			IMM16	37BE	jj kk	4								
			IND16, X	17CE	9999	6								
			IND16, Y	17DE	9999	6								
			IND16, Z	17EE	9999	6								
			EXT	17FE	hh II	6								
LPSTOP	Low Power Stop	If S	INH	27F1	_	4, 20	_	_	_	_	_	_	_	_
		then STOP												
		else NOP												
LSR	Logical Shift Right		IND8, X	0F	ff	8	-	_	_	_	0	Δ	Δ	Δ
			IND8, Y	1F	ff	8								
		0→□□□→C	IND8, Z	2F	ff	8								
			IND16, X	170F	9999	8								
			IND16, Y	171F	9999	8								
			IND16, Z	172F	9999	8								
LSRA	Logical Chift Dight A		EXT INH	173F	hh II	2					_			_
LSKA	Logical Shift Right A		IINI	370F	_	2	_	_	_	_	0	Δ	Δ	Δ
1.000		b7 b0	15.11.1	0745										
LSRB	Logical Shift Right B		INH	371F	_	2	_	_	_	_	0	Δ	Δ	Δ
		→ <u> </u>												
		b7 b0												
LSRD	Logical Shift Right D		INH	27FF	_	2	-	_	_	_	0	Δ	Δ	Δ
		0→☐☐ ☐ O												
LSRE	Logical Shift Right E		INH	277F	_	2	_	_	_	_	0	Δ	Δ	Δ
		0→ <u> </u>												
LSRW	Logical Shift Right	**	IND16, X	270F	9999	8	_	_	_	_	0	Δ	Δ	Δ
	Word	$\longrightarrow\hspace{0.5cm}$	IND16, Y	271F	9999	8								
			IND16, Z	272F	9999	8								
		010 00	EXT	273F	hh II	8								
MAC	Multiply and	(HR) * (IR) ⇒ E : D	IMM8	7B	xoyo	12	_	Δ	_	Δ	<u> </u>	_	Δ	_
	Accumulate	$(AM) + (E : D) \Rightarrow AM$												
	Signed 16-Bit	Qualified (IX) \Rightarrow IX												
	Fractions	Qualified (IY) ⇒ IY												
		$(HR) \Rightarrow IZ$												
		$(M:M+1)_X \Rightarrow HR$												
		$(M:M+1)_Y \Rightarrow IR$												
		71 7	l				Ц							

Table 33 Instruction Set Summary (Continued)

Mnemonic	Operation	Description	Address		Instruction				Con	ditior	ı Co	des		
			Mode	Opcode	Operand	Cycles	S	ΜV	Н	EV	N	Z	٧	С
MOVB	Move Byte	$(M_1) \Rightarrow M_2$	IXP to EXT	30	ff hh ll	8	<u> </u>	_	_	_	Δ	Δ	0	_
			EXT to IXP	32	ff hh ll	8								
			EXT to	37FE	hh II hh II	10								
			EXT											
MOVW	Move Word	$(M:M+1_1) \Rightarrow M:M+1_2$	IXP to EXT	31	ff hh ll	8	-	_	_	_	Δ	Δ	0	_
			EXT to IXP	33	ff hh ll	8								
			EXT to	37FF	hh II hh II	10								
			EXT											
MUL	Multiply	(A) * (B) ⇒ D	INH	3724	_	10	 	_	_	_	_	_	_	Δ
NEG	Negate Memory	\$00 − (M) ⇒ M	IND8, X	02	ff	8	—	_	_	_	Δ	Δ	Δ	Δ
			IND8, Y	12	ff	8								
			IND8, Z	22	ff	8								
			IND16, X	1702	gggg	8								
			IND16, Y	1712	gggg	8								
			IND16, Z	1722	gggg	8								
			EXT	1732	hh II	8								
NEGA	Negate A	\$00 − (A) ⇒ A	INH	3702	_	2	<u> </u>	_	_		Δ	Δ	Δ	Δ
NEGB	Negate B	\$00 – (B) ⇒ B	INH	3712	_	2	<u> </u>	_	_		Δ	Δ	Δ	Δ
NEGD	Negate D	\$0000 – (D) ⇒ D	INH	27F2	_	2	<u> </u>	_			Δ	Δ	Δ	Δ
NEGE	Negate E	\$0000 (B) ⇒ B \$0000 – (E) ⇒ E	INH	2772	_	2	 				Δ		$\frac{\Delta}{\Delta}$	Δ
NEGW	Negate Memory Word	\$0000 - (L) \(\Rightarrow\) L	IND16, X	2702			H-				_	$\frac{\Delta}{\Delta}$		$\frac{\Delta}{\Delta}$
INEGVV	inegate Memory Word	$\Rightarrow M: M+1$	IND16, X IND16, Y	2702 2712	9999	8		_	_	_	Δ	Δ	Δ	Δ
		⇒ IVI : IVI + I			9999	8								
			IND16, Z	2722	9999	8								
Non	11.11.0		EXT	2732	hh II	8					<u> </u>			
NOP	Null Operation	_	INH	274C	_	2		_			ഥ			_
ORAA	OR A	(A) + (M) ⇒ A	IND8, X	47	ff	6	 —	_	_	_	Δ	Δ	0	_
			IND8, Y	57	ff	6								
			IND8, Z	67	ff	6								
			IMM8	77	ii	2								
			IND16, X	1747	9999	6								
			IND16, Y	1757	gggg	6								
			IND16, Z	1767	gggg	6								
			EXT	1777	hh II	6								
			E, X	2747	_	6								
			E, Y	2757	_	6								
			E, Z	2767	_	6								
ORAB	OR B	(B) + (M) ⇒ B	IND8, X	C7	ff	6	<u> </u>	_	_		Δ	Δ	0	_
			IND8, Y	D7	ff	6								
			IND8, Z	E7	ff	6								
			IMM8	F7	ii	2								
			IND16, X	17C7	9999	6								
			IND16, Y	17D7	9999	6								
			IND16, Z	17E7	9999	6								
			EXT	17F7	hh II	6								
			E, X	27C7	""	6					1			
			E, Y	27D7		6					1			
			E, 7	27E7		6					1			
ORD	OR D	(D) ⊹ (M : M + 1) ⇒ D	IND8, X	87	ff	6	-				Δ		0	
OND	OK D	(D) I (IVI . IVI + I) ⇒ D	IND8, X IND8, Y		π ff			_	_	_	Δ	Δ	U	_
				97		6					1			
			IND8, Z	A7	ff	6					1			
			IMM16	37B7	jj kk	4					1			
			IND16, X	37C7	9999	6					1			
			IND16, Y	37D7	9999	6					1			
			IND16, Z	37E7	9999	6					1			
			EXT	37F7	hh II	6					1			
			E, X	2787	-	6					1			
			E, Y	2797	_	6					1			
			E, Z	27A7		6	L				L			
ORE	OR E	(E) + (M : M + 1) ⇒ E	IMM16	3737	jj kk	4	[-	_	_	_	Δ	Δ	0	_
			IND16, X	3747	9999	6					1			
			IND16, Y	3757	9999	6					1			
			IND16, Z	3767	9999	6					1			
			EXT	3777	hh II	6					1			
ORP ¹	OR Condition Code	(CCR) + IMM16 ⇒ CCR	IMM16	373B	jj kk	4	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ
		, ,		-	"						1			
OKP	Register													
	Register Push A	(SK : SP) + \$0001 → SK · SP	INH	3708		4	<u> </u>	_	_		\vdash		_	_
PSHA	Push A	(SK : SP) + \$0001 ⇒ SK : SP Push (A)	INH	3708	_	4	-	_	_	_	=	_	_	_

PSHB	Mnemonic	Operation	Description	Address		Instruction	1			Con	ditio	ı Co	des		
PSHM Push Multiple Registers For mask bits to 7:				Mode	Opcode	Operand	Cycles	s	ΜV	Н	ΕV	N	Z	٧	С
PSHM	PSHB	Push B	Push (B)	INH	3718			_	_	_	_	_	_	=	_
Registers Mask bits:	DOLUM.	D 1 M 101 1		11.41.40	0.4		4 011								
Mask bits: Push register SK: SP 2 = SK: SP 2 = SK: SP 2 = SK: SP 2 = SK: SP 3 = V 4 = IZ 5 = K 4 = IZ 5 = K 4 = IZ 5 = K 5 = CCR 7 = (Reserved)	PSHM			IMM8	34	li li	4 + 2N		_	_	_	_	_	_	_
0 = D 1 = E 2 = IX 3 = IY 4 = IZ 5 = K SP 2 = SK SP 1 = E 2 = IX 3 = IY 4 = IZ 5 = K 6 = CCR Fellows 1 = E 2 = IX 1 = E 2 = IX 3 = IY 4 = IZ 5 = K 6 = CCR Fellows 1 = E 2 = IX 1 =		Mask bits					N =								
1 = E 2 2 1X 3 = 1Y 4 = 1Z 5 = K 6 6 - CCR 7 = (Reserved) MAC Registers ⇒ Stack INH 27B8 − 144 − − − − − − − − − − − − − − − − − −															
2 = IX 3 = IY 4 = IZ 5 = K 6 = CCR 7 = (Reserved)			(SK : SF) = 2 → SK : SF												
3 = Y 4 = Z 5 = K 6 = CCR 7 = (Reserved)															
S = K 6 CCR 7 (Reserved) PSHMAC Push MAC Registers ⇒ Stack INH 27B − 14 − − − − − − − − − − − − − − − − − −															
S = K 6 CCR 7 (Reserved) PSHMAC Push MAC Registers ⇒ Stack INH 27B − 14 − − − − − − − − − − − − − − − − − −															
7 = (Reserved) Pull A Pull B (SK: SP) + \$00001 ⇒ SK: SP INH 3719 Pull Multiple Registers Pull B (SK: SP) + \$0001 ⇒ SK: SP INH 3719 Pull Multiple Registers Pull Reserved		5 = K													
PULMA		6 = CCR													
PULA Pull A (SK: SP) + \$00002 = SK: SP INH 3709		7 = (Reserved)													
Pull (A) (SK:SP) = DO001 ⇒ SK:SP NH 3719		Push MAC Registers		INH		_	14	_	_	_	_	_	_	_	=
SK: SP - \$0001 = SK: SP NH 3719 - 6	PULA	Pull A	(SK : SP) + \$0002 ⇒ SK : SP	INH	3709	_	6	_	_	_	_	_	_	_	=
PULB															
Pull Multiple Registers															
PULM Pull Multiple Registers For mask bits 0 to 7:	PULB	Pull B		INH	3719	_	6	_	_	_	_	_	_	_	-
Pull Multiple Registers															
Mask bits: 0 = CCR[15:4] 1 = K (SK : SP) + 2 ⇒ SK : SP Pull register 2 = 1Z 3 = 1Y 4 = 1X 5 = E 6 = D 7 = (Reserved) CaMh + (H) + (I) ⇒ AM Accumulate Caudified (IY) ⇒ IY; (M : M + 1) _V ⇒ I (E) − 1 ⇒ E Until (E) ≤ 00000 IND8, X DC ff 8 8 − − − − Δ Δ Δ Δ Accumulate Caudified (IX) ⇒ IX; (M : M + 1) _V ⇒ I (E) − 1 ⇒ E Until (E) ≤ 00000 IND8, X DC ff 8 8 − − − − Δ Δ Δ Δ Accumulate Caudified (IX) ⇒ IX; (M : M + 1) _V ⇒ I (E) − 1 ⇒ E Until (E) ≤ 00000 IND8, X DC ff 8 8 − − − − Δ Δ Δ Δ Accumulate Caudified (IX) ⇒ IX; (M : M + 1) _V ⇒ I (E) − 1 ⇒ E Until (E) ≤ 00000 IND8, X DC ff 8 8 − − − − Δ Δ Δ Δ Accumulate Caudified (IX) ⇒ IX; (M : M + 1) _V ⇒ I (E) − 1 ⇒ E Until (E) ≤ 00000 IND8, X DC ff 8 8 − − − − Δ Δ Δ Δ Accumulate Caudified (IX) ⇒ IX; (M : M + 1) _V ⇒ IX; (M : M + 1															
O = CCR(15.4] 1 = K 2 = 1Z 3 = 1Y 4 = 1X 5 = E 6 = D 7 = (Reserved) PULMAC Pull MAC State Repeat until (E) < 0 (AM) + (H) + (H) = AM Accumulate Calified (IX) = IX (B) = 1 (B	PULM ¹	Pull Multiple Registers	For mask bits 0 to 7:	IMM8	35	l II	4+2(N+1)	Δ	Δ	Δ	Δ		Δ	Δ	Δ
O = CCR(15.4] 1 = K 2 = 1Z 3 = 1Y 4 = 1X 5 = E 6 = D 7 = (Reserved) PULMAC Pull MAC State Repeat until (E) < 0 (AM) + (H) + (H) = AM Accumulate Calified (IX) = IX (B) = 1 (B		Mack hite:	If most, hit oot				N -								
1 = K															
2 = IZ 3 = IY 4 = IX 5 = E 6 = D 7 = (Reserved)															
3 = Y			Full register				itorationo								
A = X S = E 6 = D 7 = (Reserved) T = (Reser															
PULMAC Pull MAC State Stack ⇒ MAC Registers INH 27B9 − 16 − − − − − − − − − − − − − − − − − −															
PULMAC Pul MAC State Stack ⇒ MAC Registers INH 27B9 — 16 — — — — — — — — — — — — — — — — — —		5 = E													
PULMAC Pull MAC State Stack ⇒ MAC Registers INH 27B9		6 = D													
RMAC Repeating Multiply and Accumulate Signed 16-Bit Fractions Repeat until (E) < 0 (AM) + (H) * (I) ⇒ AM Qualified (IX) ⇒ IX; Qualified (IX) ⇒ IX; Qualified (IY) ⇒ IY; (M: M + 1) _X ⇒ H; (M: M + 1) _Y ⇒ I (E) − 1 ⇒ E Until (E) < \$0000 INDB, X IC Iff 8 miles and more iteration More iteration Best of the second o		7 = (Reserved)													
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						_		_	_	_	_	_	_	_	=
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RMAC			IMM8	FB	xoyo		_	Δ	_	Δ	_	_	_	-
Signed 16-Bit Fractions Qualified (IY) \Rightarrow IY; (M : M + 1) $\chi \Rightarrow$ H; (M : M + 1															
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							iteration								
ROL Rotate Left Rotate Left ROLB Rotate Left ROLB Rotate Left Rolb															
ROL Rotate Left Rotate Left Rolate L		Fractions	1.7												
ROL Rotate Left			$(M: M+1)_{Y} \Rightarrow I$												
ROL Rotate Left Rolate L															
INDB, Y 1C ff 8 8 8 8 8 8 8 8			Until (E) < \$0000												
NDB, Z 170C 9999 8 171C 9999 8 171C	ROL	Rotate Left						—	_	_	_	Δ	Δ	Δ	Δ
ND16, X 170C 9999 8 1ND16, Y 171C 9999 8 1ND16, Z 172C 9999 8 1ND16, Z 172C 9999 8 1ND16, Z 172C 9999 8 1ND16, Z 173C Nh 8 8 1 1 1 1 1 1															
IND16, Y 171C 9999 8 8 9999 8 8 8 172C 172C 9999 8 8 173C 173			b7 b0												
ROLA Rotate Left A INH 370C - 2 \(\triangle \) \(\triangle \) ROLB Rotate Left B INH 27FC - 2 \(\triangle \) \(\triangle \) ROLB Rotate Left D INH 27FC - 2 \(\triangle \) \(\triangle \) ROLB Rotate Left D INH 27FC - 2 \(\triangle \) \(\triangle \) \(\triangle \) ROLE Rotate Left E INH 27FC - 2 \(\triangle \) \(\triangle \) \(\triangle \) ROLB Rotate Left Word IND 16, X 270C 9999 8 \(\triangle \) \(\triangle \) \(\triangle \) ROLB Rotate Left Word IND 16, X 271C 9999 8 Rotate Left Word Rotate															
ROLA Rotate Left A INH 370C − 2 − − − − Δ Δ Δ Δ						1									
ROLA Rotate Left A INH 370C — 2 — — Δ Δ Δ ROLB Rotate Left B INH 371C — 2 — — Δ Δ ROLD Rotate Left D INH 27FC — 2 — — Δ Δ ROLE Rotate Left E INH 277C — 2 — — Δ Δ ROLW Rotate Left Word IND16, X IND16, Y IND16, Z IND16, Z IND16, Z 272C 271C 9999 9999 999 999 8 8 — — — Δ Δ															
ROLB Rotate Left B INH 371C − 2 − − − − Δ Δ Δ Δ	ROLA	Rotate Left A				_		_			_	Δ	Δ	Δ	Δ
ROLB Rotate Left B INH 371C — 2 — — Δ Δ ROLD Rotate Left D INH 27FC — 2 — — Δ Δ ROLE Rotate Left E INH 277C — 2 — — Δ Δ ROLW Rotate Left Word IND16, X 270C 100 100 100 100 100 100 100 100 100 1															
ROLD Rotate Left D INH 27FC − 2 − − − − Δ Δ Δ Δ			4 <u>C</u> K+												
ROLD Rotate Left D INH 27FC − 2 − − − − Δ Δ Δ Δ	ROLB	Rotate Left B		INH	371C		2			_	_	Δ	Δ	Δ	Δ
ROLD Rotate Left D INH 27FC — 2 — — Δ Δ ROLE Rotate Left E INH 277C — 2 — — Δ Δ ROLW Rotate Left Word IND16, X 270C 1ND16, Y 271C 1ND16, Y 271C 1ND16, Y 271C 1ND16, Z 272C 1ND		= 5					-					_	_	_	-
ROLE Rotate Left E INH 277C − 2 − − − − Δ Δ Δ Δ			\C\-\\												
ROLE Rotate Left E INH 277C − 2 − − − − Δ Δ Δ Δ	ROLD	Rotate Left D	-: **	INH	27FC	_	2	_		_	_	Δ	Δ	Δ	Δ
ROLE Rotate Left E INH 277C − 2 − − − Δ Δ Δ Δ							_					-	_	_	-
ROLE Rotate Left E INH 277C − 2 − − − Δ Δ Δ Δ															
ROLW Rotate Left Word IND16, X 270C gggg 8 Δ Δ Δ Δ IND16, Y 271C gggg 8	ROLE	Rotate Left E		INH	277C	<u> </u>	2	_	_	_	_	Δ	Δ	Δ	Δ
ROLW Rotate Left Word IND16, X 270C gggg 8															
ROLW Rotate Left Word IND16, X 270C gggg 8			\(\(\begin{aligned} \begi												
IND16, Y 271C gggg 8 IND16, Z 272C gggg 8	ROLW	Rotate Left Word		IND16. X	270C	aaaa	8	_	_	_	_	Δ	Δ	Δ	Δ
\(\begin{array}{c c c c c c c c c c c c c c c c c c c						1						٦	-	•	
			\C\ \												
			010	EXT	273C	hh II	8								

Mnemonic	Operation	Description	Address		Instruction				Con	ditio	n Co	des		
	-	·	Mode	Opcode	Operand	Cycles	S	ΜV	Н	ΕV	N	Z	٧	С
ROR	Rotate Right Byte		IND8, X	0E	ff	8	 - 	_	_	_	Δ	Δ	Δ	Δ
			IND8, Y	1E	ff	8								
		b7 b0	IND8, Z	2E	ff	8								
			IND16, X	170E	9999	8								
			IND16, Y IND16, Z	171E 172E	9999	8								
			EXT	172E 173E	gggg hh II	8 8								
RORA	Rotate Right A		INH	370E	111111	2	<u> </u>		_		Δ	Δ	Δ	Δ
KOKA	Rotate Right A		INIT	370L	_	2	-		_			Δ	Δ	Δ
		b7 b0												
RORB	Rotate Right B		INH	371E	_	2	 	_	_	_	Δ	Δ	Δ	Δ
RORD	Rotate Right D	07 00	INH	27FE	_	2	-	_	_		Δ	Δ	Δ	Δ
	Trotato ragin 2					-					_	_	_	_
		b15												
RORE	Rotate Right E		INH	277E	_	2	<u> </u>	_	_	_	Δ	Δ	Δ	Δ
RORW	Rotate Right Word	015 00	IND16, X	270E	9999	8	-	_	_		Δ	Δ	Δ	Δ
1.0	Trotato Filgrit Trota		IND16, Y	271E	9999	8					_	_	_	_
			IND16, Z	272E	9999	8								
		015 00	EXT	273E	hh II	8								
RTI ³	Return from Interrupt	(SK : SP) + 2 ⇒ SK : SP	INH	2777	_	12	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ
		Pull CCR												
		$(SK : SP) + 2 \Rightarrow SK : SP$												
		Pull PC												
	Datum fram Cuban	(PK : PC) – 6 ⇒ PK : PC	INIII	0757		40								
RTS ⁴	Return from Subrou- tine	(SK : SP) + 2 ⇒ SK : SP Pull PK	INH	27F7	_	12	-	_	_	_	_	_	_	_
	une	(SK : SP) + 2 ⇒ SK : SP												
		Pull PC												
		(PK : PC) – 2 ⇒ PK : PC												
SBA	Subtract B from A	(A) – (B) ⇒ A	INH	370A	_	2	 	_	_	_	Δ	Δ	Δ	Δ
SBCA	Subtract with Carry	$(A) - (M) - C \Rightarrow A$	IND8, X	42	ff	6	1—	_	_	_	Δ	Δ	Δ	Δ
	from A		IND8, Y	52	ff	6								
			IND8, Z	62	ff	6								
			IMM8	72	ii	2								
			IND16, X	1742	9999	6								
			IND16, Y	1752	9999	6								
			IND16, Z	1762	9999	6								
			EXT	1772	hh II	6								
			E, X E, Y	2742 2752		6 6								
			E, Z	2762		6								
SBCB	Subtract with Carry	$(B) - (M) - C \Rightarrow B$	IND8, X	C2	ff	6	 	_			Δ	Λ	Δ	Δ
0202	from B		IND8, Y	D2	ff	6					-	_	_	_
			IND8, Z	E2	ff	6								
			IMM8	F2	ii	2								
			IND16, X	17C2	9999	6								
			IND16, Y	17D2	9999	6								
			IND16, Z	17E2	9999	6								
			EXT	17F2	hh II	6								
			E, X	27C2	_	6								
			E, Y	27D2	_	6								
				0750							1			Δ
0000	Culation of white C	(D) (M: M: 4) C	E, Z	27E2		6								
SBCD	Subtract with Carry	$(D) - (M : M + 1) - C \Rightarrow D$	E, Z IND8, X	82	ff	6	-	_	_	_	Δ	Δ	Δ	Δ
SBCD	Subtract with Carry from D	$(D) - (M:M+1) - C \Rightarrow D$	E, Z IND8, X IND8, Y	82 92	ff ff	6 6	-	_	_	_	Δ	Δ	Δ	Δ
SBCD		$(D) - (M:M+1) - C \Rightarrow D$	E, Z IND8, X IND8, Y IND8, Z	82 92 A2	ff ff ff	6 6 6	-	_	_	_	Δ	Δ	Δ	Δ
SBCD		$(D) - (M:M+1) - C \Rightarrow D$	E, Z IND8, X IND8, Y IND8, Z IMM16	82 92 A2 37B2	ff ff ff jj kk	6 6 6 4	-	_	_	_	Δ	Δ	Δ	Δ
SBCD		$(D) - (M:M+1) - C \Rightarrow D$	E, Z IND8, X IND8, Y IND8, Z IMM16 IND16, X	82 92 A2 37B2 37C2	ff ff ff jj kk 9999	6 6 6 4 6	_	_	_	_	Δ	Δ	Δ	Δ
SBCD		$(D) - (M: M+1) - C \Rightarrow D$	E, Z IND8, X IND8, Y IND8, Z IMM16 IND16, X IND16, Y	82 92 A2 37B2 37C2 37D2	ff ff ff jj kk 9999 9999	6 6 6 4	_	_	_	_	Δ	Δ	Δ	Δ
SBCD		$(D) - (M: M+1) - C \Rightarrow D$	E, Z IND8, X IND8, Y IND8, Z IMM16 IND16, X	82 92 A2 37B2 37C2	ff ff ff jj kk 9999	6 6 6 4 6	_	_	_	_	Δ	Δ	Δ	Δ
SBCD		$(D) - (M:M+1) - C \Rightarrow D$	E, Z IND8, X IND8, Y IND8, Z IMM16 IND16, X IND16, Y IND16, Z	82 92 A2 37B2 37C2 37D2 37E2	ff ff ff jj kk 9999 9999	6 6 6 4 6 6	_		_	_	Δ	Δ	Δ	Δ
SBCD		$(D) - (M: M+1) - C \Rightarrow D$	E, Z IND8, X IND8, Y IND8, Z IMM16 IND16, X IND16, Y IND16, Z EXT	82 92 A2 37B2 37C2 37D2 37E2 37F2	ff ff ff jj kk 9999 9999	6 6 4 6 6 6	_	_	_	_	Δ	Δ	Δ	Δ

Mnemonic	Operation	Description	Address		Instruction	ı			Con	ditio	ı Co	des		
			Mode	Opcode	Operand	Cycles	s	ΜV	Н	EV	N	Z	٧	С
SBCE	Subtract with Carry	(E) – (M : M + 1) – C ⇒ E	IMM16	3732	jj kk	4	 	_		_	Δ	Δ	Δ	Δ
	from E		IND16, X	3742	9999	6								
			IND16, Y	3752	9999	6								
			IND16, Z	3762	9999	6								
			EXT	3772	hh II	6								
SDE	Subtract D from E	(E) – (D)⇒ E	INH	2779	_	2		_	_	_	Δ	Δ	Δ	Δ
STAA	Store A	$(A) \Rightarrow M$	IND8, X	4A	ff	4	-	_	_	_	Δ	Δ	0	_
			IND8, Y	5A	ff	4								
			IND8, Z	6A	ff	4								
			IND16, X	174A	9999	6								
			IND16, Y IND16, Z	175A 176A	9999	6 6								
			EXT	170A 177A	gggg hh II	6								
			E, X	274A	"""	4								
			E, Y	275A		4								
			E, Z	276A	_	4								
STAB	Store B	(B) ⇒ M	IND8, X	CA	ff	4	 				Δ	Δ	0	_
01718	Otoro B	(2)	IND8, Y	DA	ff	4					-	_	Ü	
			IND8, Z	EA	ff	4								
			IND16, X	17CA	9999	6								
			IND16, Y	17DA	9999	6								
			IND16, Z	17EA	9999	6								
			EXT	17FA	hh II	6								
			E, X	27CA	_	4								
			E, Y	27DA	_	4								
			E, Z	27EA	_	4								
STD	Store D	(D) ⇒ M : M + 1	IND8, X	8A	ff	4	<u> </u>	_	_	_	Δ	Δ	0	_
			IND8, Y	9A	ff	4								
			IND8, Z	AA	ff	4								
			IND16, X	37CA	gggg	6								
			IND16, Y	37DA	9999	6								
			IND16, Z	37EA	9999	6								
			EXT	37FA	hh II	6								
			E, X	278A	-	6								
			E, Y	279A	-	6								
			E, Z	27AA	_	6								
STE	Store E	(E) ⇒ M : M + 1	IND16, X	374A	9999	6		_	_	_	Δ	Δ	0	_
			IND16, Y	375A	9999	6								
			IND16, Z	376A	9999	6								
			EXT	377A	hh II	6								
STED	Store Concatenated	(E) ⇒ M : M + 1	EXT	2773	hh II	8	-	_	_	_	-	_	_	_
	D and E	$(D) \Rightarrow M + 2 : M + 3$												
STS	Store Stack Pointer	(SP) ⇒ M : M + 1	IND8, X	8F	ff	4	-	_	_	_	Δ	Δ	0	_
			IND8, Y	9F	ff	4								
			IND8, Z	AF	ff	4								
			IND16, X	178F	9999	6								
			IND16, Y IND16, Z	179F	9999	6								
			EXT	17AF 17BF	9999	6								
STX	Store IX	(IX) ⇒ M : M + 1	IND8, X	8C	hh II	6 4							_	
317	Store IX	$(IX) \Rightarrow IVI : IVI + I$	IND8, X	9C	ff ff	4	-	_	_	_	Δ	Δ	0	_
			IND8, T	AC AC	ff									
			IND8, Z IND16, X	178C		4 6								
			IND16, X	176C 179C	9999	6								
			IND16, 1	179C	9999	6								
			EXT	17BC	gggg hh ll	6								
STY	Store IY	(IY) ⇒ M : M + 1	IND8, X	8D	ff	4	\vdash	_	_		Δ	Δ	0	
	0.01611	(11) → IVI . IVI + 1	IND8, X	9D	ff	4	_	_	_	_	^	Δ	J	_
			IND8, I	AD	ff	4								
			IND16, X	178D	9999	6								
			IND16, X	170D	9999	6								
			IND16, 7	173D	9999	6								
			EXT	17BD	hh II	6								
		1	L								<u> </u>			

Table 33 Instruction Set Summary (Continued)

Mnemonic	Operation	Description	Address		Instruction					ditio	ı Co	des		_
			Mode	Opcode	Operand	Cycles	S	ΜV	Н	ΕV	N	Z	٧	С
STZ	Store Z	$(IZ) \Rightarrow M : M + 1$	IND8, X	8E	ff	4	-	_	_	_	Δ	Δ	0	_
			IND8, Y	9E	ff	4								
			IND8, Z	AE	ff	4								
			IND16, X	178E	9999	6								
			IND16, Y	179E	9999	6								
			IND16, Z	17AE	9999	6								
			EXT	17BE	hh II	6								
SUBA	Subtract from A	$(A) - (M) \Rightarrow A$	IND8, X	40	ff	6	 	_	_	_	Δ	Δ	Δ	Δ
JOBA	Subtract Horri A	(A) − (W) → A	IND8, X	50	ff	6					Δ.	Δ	Δ	Δ
			IND8, Z	60	ff 	6								
			IMM8	70	ii	2								
			IND16, X	1740	9999	6								
			IND16, Y	1750	9999	6								
			IND16, Z	1760	9999	6								
			EXT	1770	hh II	6								
			E, X	2740	-	6								
			E, Y	2750	_	6								
			E, Z	2760	_	6								
SUBB	Subtract from B	(B) – (M) ⇒ B	IND8, X	C0	ff	6					Λ	Δ	Δ	Δ
0000	Oubliact HOIII D	(D) - (IVI) → D					Ī	_	_	_	Δ	4	Δ	Δ
			IND8, Y	D0	ff	6								
			IND8, Z	E0	ff 	6	1							
			IMM8	F0	i ii	2	1							
			IND16, X	17C0	9999	6								
			IND16, Y	17D0	9999	6								
			IND16, Z	17E0	9999	6								
			EXT	17F0	hh II	6								
			E, X	27C0	_	6								
			E, Y	27D0	_	6								
			E, Z	27E0		6								
CLIDD	Outstant of factors D	(D) (M : M : 4) . D												
SUBD	Subtract from D	$(D) - (M : M + 1) \Rightarrow D$	IND8, X	80	ff	6	-	_	_	_	Δ	Δ	Δ	Δ
			IND8, Y	90	ff	6								
			IND8, Z	A0	ff	6								
			IMM16	37B0	jj kk	4								
			IND16, X	37C0	gggg	6								
			IND16, Y	37D0	9999	6								
			IND16, Z	37E0	9999	6								
			EXT	37F0	hh II	6								
			E, X	2780		6								
					-									
			E, Y	2790	-	6								
			E, Z	27A0	_	6								
SUBE	Subtract from E	$(E) - (M : M + 1) \Rightarrow E$	IMM16	3730	jj kk	4		_	_	_	Δ	Δ	Δ	Δ
			IND16, X	3740	9999	6								
			IND16, Y	3750	9999	6								
			IND16, Z	3760	9999	6								
			EXT	3770	hh II	6								
SWI	Software Interrupt	(PK : PC) + \$0002 ⇒ PK : PC	INH	3720		16	\vdash	_		_	\vdash	_	_	_
J	- Command interrupt	Push (PC)		3.20										
		(SK : SP) – \$0002 ⇒ SK : SP					1							
		Push (CCR)					1							
		(SK : SP) – \$0002 ⇒ SK : SP												
		\$0 ⇒ PK					1							
		SWI Vector ⇒ PC												
SXT	Sign Extend B into A	If B7 = 1	INH	27F8	_	2	1—	_	_	_	Δ	Δ	_	=
		then \$FF ⇒ A					1							
		else \$00 ⇒ A												
TAB	Transfer A to B	(A) ⇒ B	INH	3717	_	2	 				Δ	٨	0	_
		` '					-	_			_	Δ		
TAP	Transfer A to CCR	(A[7:0]) ⇒ CCR[15:8]	INH	37FD	_	4	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ
TBA	Transfer B to A	$(B) \Rightarrow A$	INH	3707	<u> </u>	2					Δ	Δ	0	
TBEK	Transfer B to EK	(B[3:0]) ⇒ EK	INH	27FA	_	2	I	_	_	_	I	_	_	Ξ
TBSK	Transfer B to SK	(B[3:0]) ⇒ SK	INH	379F	_	2	 - 	_	_	_	_	_	_	Ξ
TBXK	Transfer B to XK	(B[3:0]) ⇒ XK	INH	379C	<u> </u>	2		_	_	_		_	_	_
TBYK		$(B[3:0]) \Rightarrow YK$		379D			L			_	-	_		_
	Transfer B to YK	,	INH		_	2	=	_	_	_	-	_	_	_
TBZK	Transfer B to ZK	(B[3:0]) ⇒ ZK	INH	379E		2	_	_	_	_		_	_	_
TDE	Transfer D to E	$(D) \Rightarrow E$	INH	277B	_	2	\mathbb{L}^{-}			_	Δ	Δ	0	_ =
TDMSK	Transfer D to	(D[15:8]) ⇒ X MASK	INH	372F	_	2	<u> </u>	_	_	_	<u> </u>	_	_	_
-	XMSK : YMSK	(D[7:0]) ⇒ Y MASK					1							
TDP ¹	Transfer D to CCR	$(D) \Rightarrow CCR[15:4]$	INH	372D	$\vdash \bot$	4	Δ	Δ	Δ	Δ	Δ	Δ	Δ	
IIID'	TIGHNIEF D TO COR	(D) -> OOK[10.4]	11 11 1			7		4	4	Δ	🔼	4	4	
TED	Transfer E to D	(E) ⇒ D	INH	27FB		2					Δ	Δ	0	

Mnemonic	Operation	Description	Address		Instruction				Con	ditio	n Co	des		_
			Mode	Opcode	Operand	Cycles	S	ΜV	Н	ΕV	N	Z	٧	С
TEDM	Transfer E and D to	(E) ⇒ AM[31:16]	INH	27B1	· —	4		0	'-	0	<u> </u>	_		_
	AM[31:0]	(D) ⇒ AM[15:0]												
	Sign Extend AM	AM[35:32] = AM31												
TEKB	Transfer EK to B	(EK) ⇒ B[3:0]	INH	27BB	_	2	_	_	_	_	_	_	_	_
		\$0 ⇒ B[7:4]												
TEM	Transfer E to	(E) ⇒ AM[31:16]	INH	27B2	_	4	—	0	_	0	_	_	_	=
	AM[31:16]	\$00 ⇒ AM[15:0]												
	Sign Extend AM	AM[35:32] = AM31												
	Clear AM LSB													
TMER	Transfer Rounded AM	Rounded (AM) ⇒ Temp	INH	27B4	_	6		Δ	_	Δ	Δ	Δ	_	—
	to E	If (SM • (EV + MV))												
		then Saturation Value ⇒ E												
TMET	Transfer Truncated	else Temp[31:16] ⇒ E	INH	27B5		2	-					Α.		
IIVIEI	AM to E	If (SM • (EV + MV))	IINI	2760	_	2	_	_	_	_	Δ	Δ	_	_
	AIVI IO E	then Saturation Value ⇒ E else AM[31:16] ⇒ E												
TMXED	Transfer AM to	AM[35:32] ⇒ IX[3:0]	INH	27B3		6	-							
IIVIAED	IX : E : D	$AM35 \Rightarrow IX[15:4]$	IINI	2763	_	O		_	_	_	-	_	_	_
	IX.L.D	AM[31:16] ⇒ E												
		AM[15:0] ⇒ D												
TPA	Transfer CCR to A	(CCR[15:8]) ⇒ A	INH	37FC	_	2	-	_	_		_	_	_	_
TPD	Transfer CCR to D	$(CCR) \Rightarrow D$	INH	372C	_	2	╆				 	_	_	_
TSKB	Transfer SK to B	(SK) ⇒ B[3:0]	INH	37AF	_	2	┢	_	_	_	-	_	_	_
TORD	Transier Six to B	$\$0 \Rightarrow B[7:4]$	11311	3771		2								
TST	Test Byte	(M) – \$00	IND8, X	06	ff	6	┢				Δ	Δ	0	0
	Zero or Minus	(111) \$66	IND8, Y	16	ff	6					-	_	·	Ü
	20.0 0		IND8, Z	26	ff	6								
			IND16, X	1706	9999	6								
			IND16, Y	1716	9999	6								
			IND16, Z	1726	9999	6								
			EXT	1736	hh II	6								
TSTA	Test A for	(A) - \$00	INH	3706	_	2	_	_	_	_	Δ	Δ	0	0
	Zero or Minus													
TSTB	Test B for	(B) - \$00	INH	3716	_	2	<u> </u>	_	_	_	Δ	Δ	0	0
	Zero or Minus													
TSTD	Test D for	(D) - \$0000	INH	27F6	_	2	_	_	_	_	Δ	Δ	0	0
	Zero or Minus													
TSTE	Test E for	(E) - \$0000	INH	2776	_	2	 —	_	_	_	Δ	Δ	0	0
	Zero or Minus													
TSTW	Test for	(M : M + 1) - \$0000	IND16, X	2706	9999	6	-	_	_	_	Δ	Δ	0	0
	Zero or Minus Word		IND16, Y	2716	9999	6								
			IND16, Z	2726	9999	6								
TOV	T	(CIC CD) - COOOO - VIC IV	EXT	2736	hh II	6	<u> </u>							
TSX TSY	Transfer SP to IX Transfer SP to IY	$(SK : SP) + \$0002 \Rightarrow XK : IX$ $(SK : SP) + \$0002 \Rightarrow YK : IY$	INH	274F 275F		2	드	_	_	_	_	_		_
TSZ		$(SK:SP) + \$0002 \Rightarrow TK:IT$ $(SK:SP) + \$0002 \Rightarrow ZK:IZ$		I	_		₽	_	_	_	_	_	_	_
TXKB	Transfer SP to IZ Transfer XK to B	$(SK:SP) + $0002 \Rightarrow ZK:1Z$ $(XK) \Rightarrow B[3:0]$	INH	276F 37AC	_	2	⊨	_	_	_		_		_
IAND	Transier AK to B	$(XK) \Rightarrow B[3:0]$ $\$0 \Rightarrow B[7:4]$	IINI	37AC	_	2	_	_	_	_	_	_	_	_
TXS	Transfer IX to SP	(XK : IX) – \$0002 ⇒ SK : SP	INH	374E	_	2	-				_			_
TXY	Transfer IX to IY	$(XK : IX) \Rightarrow YK : IY$	INH	275C		2	F	_	_	_		_	_	_
TXZ	Transfer IX to IZ	$(XK:IX) \Rightarrow TK:IT$ $(XK:IX) \Rightarrow ZK:IZ$	INH	276C	_	2	\vdash	=	=	=			_	_
TYKB	Transfer YK to B	$(XK:IX) \Rightarrow ZK:IZ$ $(YK) \Rightarrow B[3:0]$	INH	37AD	- -	2	E	_	_	_	E	_	_	_
IIND	TIANSIEL IN IU D	$(7K) \Rightarrow B[3:0]$ $\$0 \Rightarrow B[7:4]$	IINI	STAD	-	2	_	_	_	_	_	_	_	_
TYS	Transfer IY to SP	(YK : IY) – \$0002 ⇒ SK : SP	INH	375E	_	2	┢	_	_	_	H	_	_	_
TYX	Transfer IY to IX	$(YK:IY) \Rightarrow XK:IX$	INH	274D	+ = -	2	Ë	_			E	_	_	Ē
TYZ	Transfer IY to IZ	$(YK : IY) \Rightarrow XK : IX$ $(YK : IY) \Rightarrow ZK : IZ$	INH	274D 276D		2	Ē	_		_	E	_	_	=
TZKB	Transfer ZK to B	$(ZK) \Rightarrow B[3:0]$	INH	37AE	 _ 	2	-	_	_	_	Ē	_	_	_
ובועט	TIGHNICH ZIN IU D	$(2R) \Rightarrow B[3.0]$ $\$0 \Rightarrow B[7:4]$	11311	JIAL	-	4	_	_	_		_	_	_	_
TZS	Transfer IZ to SP	(ZK : IZ) – \$0002 ⇒ SK : SP	INH	376E	_	2	\vdash	_			\vdash	_	_	_
TZX	Transfer IZ to IX	$(ZK:IZ) \Rightarrow XK:IX$	INH	274E	_	2	\vdash	_	_	_	<u> </u>	_	_	_
TZY	Transfer IZ to IX	$(ZK : IZ) \Rightarrow ZK : IY$	INH	275E	_	2	\vdash	_	_	_	\vdash	_	_	_
WAI	Wait for Interrupt	WAIT	INH	275L		8	\vdash	_	_		\vdash	_	_	_
XGAB	Exchange A with B	(A) ⇔ (B)	INH	371A		2	\vdash	_	_	_	\vdash	_	_	_
XGDE	Exchange D with E	(A) ⇔ (B) (D) ⇔ (E)	INH	277A		2	Ε.	_	_	_	Ē	_	_	_
XGDX	Exchange D with IX	(D) ⇔ (IX)	INH	37CC		2	Ë	=	=	=	E	_	_	Ī
XGDX	Exchange D with IY	$(D) \Leftrightarrow (IX)$ $(D) \Leftrightarrow (IY)$	INH	37CC 37DC		2	Ē	_			E	_	_	Ē
XGDZ	Exchange D with IZ	$(D) \Leftrightarrow (IT)$ $(D) \Leftrightarrow (IZ)$	INH	37EC		2	Ë	_			Ε-	_		_
AUDL	LAGRARY D WITH IZ	(D) ⇔ (IL)	IINI	SIEC		4	1-	_	_	_	1-	_	_	_

Mnemonic	Operation	Description	Address		Instruction			(Con	ditior	ı Co	des		
			Mode	Opcode	Operand	Cycles	s	MV	Н	ΕV	N	Z	٧	С
XGEX	Exchange E with IX	(E) ⇔ (IX)	INH	374C	_	2	_	_	_	_	_	_	_	$\overline{}$
XGEY	Exchange E with IY	(E) ⇔ (IY)	INH	375C	_	2	_	_	_	_	_	_	_	$\overline{}$
XGEZ	Exchange E with IZ	(E) ⇔ (IZ)	INH	376C	_	2	_	_	_	_	_	_	_	$\overline{}$

NOTES:

- 1. CCR[15:4] change according to results of operation. The PK field is not affected.
- 2. Cycle times for conditional branches are shown in "taken, not taken" order.
- 3. CCR[15:0] change according to copy of CCR pulled from stack.
- 4. PK field changes according to state pulled from stack. The rest of the CCR is not affected.

Table 34 Instruction Set Abbreviations and Symbols

		Table 34 Instruction Set A	Apprevi	atı	ons and Symbols
Α	_	Accumulator A	Х	_	Register used in operation
AM	_	Accumulator M	М	_	Address of one memory byte
В	_	Accumulator B	M +1	_	Address of byte at M + \$0001
CCR	_	Condition code register	M : M + 1	_	Address of one memory word
D	_	Accumulator D	()X	_	Contents of address pointed to by IX
Е	_	Accumulator E	()Y	_	Contents of address pointed to by IY
EK	_	Extended addressing extension field	()Z	_	Contents of address pointed to by IZ
IR	_	MAC multiplicand register	E, X	_	IX with E offset
HR	_	MAC multiplier register	E, Y	_	IY with E offset
IX	_	Index register X	E, Z	_	IZ with E offset
IY	_	Index register Y	EXT	_	Extended
ΙZ	_	Index register Z	EXT20	_	20-bit extended
K	_	Address extension register	IMM8	_	8-bit immediate
PC	_	Program counter	IMM16	_	16-bit immediate
		Program counter extension field	IND8, X	_	IX with unsigned 8-bit offset
		Stack pointer extension field			IY with unsigned 8-bit offset
SL	_	Multiply and accumulate sign latch			IZ with unsigned 8-bit offset
		Stack pointer	IND16, X	_	IX with signed 16-bit offset
		Index register X extension field			IY with signed 16-bit offset
		Index register Y extension field			IZ with signed 16-bit offset
		Index register Z extension field	,		IX with signed 20-bit offset
		Modulo addressing index register X mask			IY with signed 20-bit offset
		Modulo addressing index register Y mask			IZ with signed 20-bit offset
		Stop disable control bit			Inherent
		AM overflow indicator			Post-modified indexed
		Half carry indicator			8-bit relative
		AM extended overflow indicator			16-bit relative
		Negative indicator			4-bit address extension
		Zero indicator			8-bit unsigned offset
		Two's complement overflow indicator			16-bit signed offset
		Carry/borrow indicator			High byte of 16-bit extended address
		Interrupt priority field			8-bit immediate data
		Saturation mode control bit			High byte of 16-bit immediate data
		Program counter extension field			Low byte of 16-bit immediate data
		Bit not affected			Low byte of 16-bit extended address
		Bit changes as specified			8-bit mask
		Bit cleared			16-bit mask
		Bit set			8-bit unsigned relative offset
		Memory location used in operation			16-bit signed relative offset
		Result of operation			MAC index register X offset
		Source data			MAC index register Y offset
Ü		Course data	•		4-bit zero extension
			_		4 bit 2010 extension
+	_	Addition		_	AND
		Subtraction or negation (two's complement)			Inclusive OR (OR)
		Multiplication			Exclusive OR (EOR)
		Division			Complementation
		Greater			Concatenation
		Less			Transferred
		Equal			Exchanged
		Equal or greater			Sign bit; also used to show tolerance
		Equal or less			Sign extension
		·			
≠	_	Not equal			Binary value
			\$		Hexadecimal value

4.7 Exceptions

An exception is an event that preempts normal instruction process. Exception processing makes the transition from normal instruction execution to execution of a routine that deals with an exception.

Each exception has an assigned vector that points to an associated handler routine. Exception processing includes all operations required to transfer control to a handler routine, but does not include execution of the handler routine itself. Keep the distinction between exception processing and execution of an exception handler in mind while reading this section.

4.7.1 Exception Vectors

An exception vector is the address of a routine that handles an exception. Exception vectors are contained in a data structure called the exception vector table, which is located in the first 512 bytes of bank 0. Refer to **Table 35** for the exception vector table.

All vectors except the reset vector consist of one word and reside in data space. The reset vector consists of four words that reside in program space. There are 52 predefined or reserved vectors, and 200 user-defined vectors.

Each vector is assigned an 8-bit number. Vector numbers for some exceptions are generated by external devices; others are supplied by the processor. There is a direct mapping of vector number to vector table address. The processor left shifts the vector number one place (multiplies by two) to convert it to an address.

Table 35 Exception Vector Table

Vector Number	Vector Address	Address Space	Type of Exception
0	0000	Р	Reset — initial ZK, SK, and PK
	0002	Р	Reset — initial PC
	0004	Р	Reset — initial SP
	0006	Р	Reset — initial IZ (direct page)
4	8000	D	Breakpoint
5	000A	D	Bus error
6	000C	D	Software interrupt
7	000E	D	Illegal instruction
8	0010	D	Division by zero
9 – E	0012 - 001C	D	Unassigned, reserved
F	001E	D	Uninitialized interrupt
10	0020	D	Unassigned, reserved
11	0022	D	Level 1 interrupt autovector
12	0024	D	Level 2 interrupt autovector
13	0026	D	Level 3 interrupt autovector
14	0028	D	Level 4 interrupt autovector
15	002A	D	Level 5 interrupt autovector
16	002C	D	Level 6 interrupt autovector
17	002E	D	Level 7 interrupt autovector
18	0030	D	Spurious interrupt
19 – 37	0032 - 006E	D	Unassigned, reserved
38 – FF	0070 - 01FE	D	User-defined interrupts

4.7.2 Exception Stack Frame

During exception processing, the contents of the program counter and condition code register are stacked at a location pointed to by SK:SP. Unless it is altered during exception processing, the stacked PK: PC value is the address of the next instruction in the current instruction stream, plus \$0006. **Figure 13** shows the exception stack frame.




Figure 13 Exception Stack Frame Format

4.7.3 Exception Processing Sequence

Exception processing is performed in four phases.

- Priority of all pending exceptions is evaluated, and the highest priority exception is processed first.
- 2. Processor state is stacked, then the CCR PK extension field is cleared.
- 3. An exception vector number is acquired and converted to a vector address.
- 4. The content of the vector address is loaded into the PC, and the processor jumps to the exception handler routine.

There are variations within each phase for differing types of exceptions. However, all vectors but the reset vectors contain 16-bit addresses, and the PK field is cleared. Exception handlers must be located within bank 0 or vectors must point to a jump table.

4.7.4 Types of Exceptions

Exceptions can be either internally or externally generated. External exceptions, which are defined as asynchronous, include interrupts, bus errors (BERR), breakpoints (BKPT), and resets (RESET). Internal exceptions, which are defined as synchronous, include the software interrupt (SWI) instruction, the background (BGND) instruction, illegal instruction exceptions, and the divide-by-zero exception.

4.7.4.1 Asynchronous Exceptions

Asynchronous exceptions occur without reference to CPU16 or IMB clocks, but exception processing is synchronized. For all asynchronous exceptions but RESET, exception processing begins at the first instruction boundary following recognition of an exception.

Because of pipelining, the stacked return PK: PC value for all asynchronous exceptions, other than reset, is equal to the address of the next instruction in the current instruction stream plus \$0006. The RTI instruction, which must terminate all exception handler routines, subtracts \$0006 from the stacked value to resume execution of the interrupted instruction stream.

4.7.4.2 Synchronous Exceptions

Synchronous exception processing is part of an instruction definition. Exception processing for synchronous exceptions is always completed, and the first instruction of the handler routine is always executed, before interrupts are detected.

Because of pipelining, the value of PK: PC at the time a synchronous exception executes is equal to the address of the instruction that causes the exception plus \$0006. Because RTI always subtracts \$0006 upon return, the stacked PK: PC must be adjusted by the instruction that caused the exception so that execution resumes with the following instruction. For this reason, \$0002 is added to the PK: PC value before it is stacked.

4.7.5 Multiple Exceptions

Each exception has a hardware priority based upon its relative importance to system operation. Asynchronous exceptions have higher priorities than synchronous exceptions. Exception processing for multiple exceptions is completed by priority, from highest to lowest. Priority governs the order in which exception processing occurs, not the order in which exception handlers are executed.

Unless a bus error, a breakpoint, or a reset occurs during exception processing, the first instruction of all exception handler routines is guaranteed to execute before another exception is processed. Because interrupt exceptions have higher priority than synchronous exceptions, the first instruction in an interrupt handler are executed before other interrupts are sensed.

Bus error, breakpoint, and reset exceptions that occur during exception processing of a previous exception are processed before the first instruction of that exception's handler routine. The converse is not true. If an interrupt occurs during bus error exception processing, for example, the first instruction of the exception handler is executed before interrupts are sensed. This permits the exception handler to mask interrupts during execution.

4.7.6 RTI Instruction

The "return from interrupt instruction" (RTI) must be the last instruction in all exception handlers except the RESET handler. RTI pulls the exception stack frame that was pushed onto the system stack during exception processing, and restores processor state. Normal program flow resumes at the address of the instruction that follows the last instruction executed before exception processing began.

RTI is not used in the RESET handler because RESET initializes the stack pointer and does not create a stack frame.

5 Standby RAM Module

The standby RAM module (SRAM) provides two Kbytes of fast RAM that is especially useful for system stacks and variable storage. The SRAM has a dedicated power supply pin so that memory content can be preserved when the MCU is powered down.

5.1 Overview

The SRAM module consists of a control register block that is located at a fixed range of addresses in MCU address space, and a 2-Kbyte array of two bus cycle static RAM that can be mapped to any 2-Kbyte boundary in MCU address space. SRAM control registers are located at addresses \$YFFB00—YFFB08.

The module responds to program and data space accesses. Data can be read or written in bytes, words, or long words. The RAM array must not be mapped so that array addresses overlap module control register addresses, as overlap makes the registers inaccessible.

The SRAM is powered by V_{DD} in normal operation. During power-down, SRAM contents are maintained by power from the V_{STBY} input. Power switching between sources is automatic.

Table 36 shows the SRAM address map.

Table 36 SRAM Address Map

Address	15	0
\$YFFB00 ¹	RAM Module Configuration Register (RAMMCR)	
\$YFFB02	RAM Test Register (RAMTST)	
\$YFFB04	RAM Array Base Address Register High (RAMBAH)	
\$YFFB06	RAM Array Base Address Register Low (RAMBAL)	

NOTES:

5.2 SRAM Register Block

There are four SRAM control registers: the SRAM module configuration register (RAMMCR), the SRAM test register (RAMTST), and the SRAM array base address registers (RAMBAH/RAMBAL).

5.3 SRAM Registers

SRAM responds to both program and data space accesses based on the value in the RASP field in RAMMCR. This allows code to be executed from RAM.

\$YFFB00 RAMMCR — RAM Module Configuration Register 15 11 0 STOP **RLCK** NOT USED 0 0 0 RASP[1:0] RESET: n n n n

Use RAMMCR to determine whether the RAM is in STOP mode or normal mode. RAMMCR can determine in which space the array resides and also controls access to the base array registers. Reads of unimplemented bits always return zeros. Writes do not affect unimplemented bits.

^{1.} Y = M111, where M is the logic state of the module mapping (MM) bit in SIMCR.

STOP — Stop Control

- 0 = RAM array operates normally.
- 1 = RAM array enters low-power stop mode.

This bit controls whether the RAM array is in stop mode or normal operation. Reset state is one, leaving the array configured for LPSTOP operation. In stop mode, the array retains its contents, but cannot be read or written by the CPU. This bit can be read or written at any time.

RLCK — RAM Base Address Lock

- 0 = SRAM base address registers can be written from IMB
- 1 = SRAM base address registers are locked

RLCK defaults to zero on reset. It can be written to one once.

RASP[1:0] — RAM Array Space

This field limits access to the SRAM array in microcontrollers that support separate user and supervisor operating modes. Because the CPU16 operates in supervisor mode only, RASP1 has no effect. Refer to **Table 37**.

Table 37 RASP Encoding

RASP	Space
X0	Program and data
X1	Program

RAMTST — RAM Test Register

\$YFFB02

RAMTST is for factory test only. Reads of this register return zeros and writes have no effect.

RAMBAH — Array Base Address Register High \$YFFB04 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 NOT USED ADDR **ADDR** ADDR **ADDR ADDR ADDR** ADDR ADDR 23 17 22 19 18 16 RESET: 0 0 0 0 0 Λ 0 0 **RAMBAL** — Array Base Address Register Low \$YFFB06 15 14 13 12 11 9 7 2 0 8 6 5 3 NOT USED **ADDR** ADDR ADDR **ADDR ADDR** 14 13 12 15 RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0

RAMBAH and RAMBAL specify an SRAM base address in the system memory map. They can only be written while the SRAM is in low-power mode (RAMMCR STOP = 1, the default out of reset) and the base address lock is disabled (RAMMCR RLCK = 0, the default out of reset). This prevents accidental remapping of the array. Because the CPU16 drives ADDR[23:20] to the same logic level as ADDR19, the values of the RAMBAH ADDR[23:20] fields must match the value of the ADDR19 field for the array to be accessible.

5.4 SRAM Operation

There are five SRAM operating modes. They include the following:

- The RAM module is in normal mode when powered by V_{DD}. The array can be accessed by byte, word, or long word. A byte or aligned word (high-order byte is at an even address) access only takes one bus cycle or two system clocks. A long word or misaligned word access requires two bus cycles.
- 2. Standby mode is intended to preserve RAM contents when V_{DD} is removed. SRAM contents are maintained by a power source connected to the V_{STBY} pin. The standby voltage is referred to as V_{SB}. Circuitry within the SRAM module switches to the higher of V_{DD} or V_{SB} with no loss of data. When SRAM is powered from the V_{STBY} pin, access to the array is not guaranteed. If standby operation is not desired, connect the V_{STBY} pin to V_{SS}.
- 3. Reset mode allows the CPU to complete the current bus cycle before resetting. When a synchronous reset occurs while a byte or word SRAM access is in progress, the access is completed. If reset occurs during the first word access of a long-word operation, only the first word access is completed. If reset occurs during the second word access of a long word operation, the entire access is completed. Data being read from or written to the RAM may be corrupted by asynchronous reset.
- 4. Test mode is used for factory testing of the RAM array.
- 5. Writing the STOP bit of RAMMCR causes the SRAM module to enter stop mode. The RAM array is disabled which, if necessary, allows external logic to decode SRAM addresses but all data is retained. If V_{DD} falls below V_{SB}, internal circuitry switches to V_{SB}, as in standby mode. Exit the stop mode by clearing the STOP bit.

MC68HC16S2 MC68HC16S2TS/D

73

6 Electrical Characteristics

This section contains 20.97 MHz and 25.17 MHz electrical specification tables and reference timing diagrams.

Table 38 20.97/25.17 MHz Maximum Ratings

Num	Rating	Symbol	Value	Unit
1	Supply Voltage ^{1, 2, 3}	V _{DD}	- 0.3 to + 6.5	V
2	Input Voltage ^{1, 2, 3, 4}	V _{in}	- 0.3 to + 6.5	V
3	Instantaneous Maximum Current Single pin limit (applies to all pins) ^{1, 3, 5, 6}	I _D	25	mA
4	Operating Maximum Current Digital Input Disruptive Current ^{5, 6, 7} $V_{SS} - 0.3 \le V_{IN} \le V_{DD} + 0.3$	I _{ID}	– 500 to + 500	μА
5	Operating Temperature Range	T _A	T _L to T _H - 40 to + 85	°C
6	Storage Temperature Range	T _{stg}	- 55 to + 150	°C

NOTES:

- Permanent damage can occur if maximum ratings are exceeded. Exposure to voltages or currents in excess
 of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
- 2. Although sections of the device contain circuitry to protect against damage from high static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum-rated voltages.
- 3. This parameter is periodically sampled rather than 100% tested.
- 4. All pins except TSC.
- 5. All functional non-supply pins are internally clamped to V_{SS} for transitions below V_{SS} . All functional pins except EXTAL and XFC are internally clamped to V_{DD} for transitions below V_{DD} .
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions.
- 7. Total input current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.

Table 39 20.97 MHz Typical Ratings

Num	Rating	Symbol	Value	Unit
1	Supply Voltage	V _{DD}	5.0	V
2	Operating Temperature	T _A	25	°C
3	V _{DD} Supply Current RUN LPSTOP, VCO Off LPSTOP, External clock, max f _{sys}	I _{DD}	60 125 3.0	mA μA μA
4	Clock Synthesizer Operating Voltage	V _{DDSYN}	5.0	V
5	V _{DDSYN} Supply Current VCO on, maximum f _{sys} External Clock, maximum f _{sys} LPSTOP, VCO off V _{DD} powered down	I _{DDSYN}	1.0 4.5 100 50	mA mA μA μA
6	RAM Standby Voltage	V _{SB}	3.0	V
7	RAM Standby Current Normal RAM Operation Standby Operation	I _{SB}	7.0 40	μ Α μ Α
8	Power Dissipation	P _D	300	mW

Table 40 25.17 MHz Typical Ratings

Num	Rating	Symbol	Value	Unit
1	Supply Voltage	V _{DD}	5.0	V
2	Operating Temperature	T _A	25	°C
3	V _{DD} Supply Current RUN LPSTOP, VCO Off LPSTOP, External clock, max f _{sys}	I _{DD}	75 125 3.75	mA μA mA
4	Clock Synthesizer Operating Voltage	V _{DDSYN}	5.0	V
5	V _{DDSYN} Supply Current VCO on, maximum f _{sys} External Clock, maximum f _{sys} LPSTOP, VCO off V _{DD} powered down	I _{DDSYN}	1.0 5.0 100 50	mA mA μΑ μΑ
6	RAM Standby Voltage	V _{SB}	3.0	V
7	RAM Standby Current Normal RAM Operation Standby Operation	I _{SB}	7.0 40	μ Α μ Α
8	Power Dissipation	P _D	375	mW

Table 41 Thermal Characteristics

Num	Characteristic	Symbol	Value	Unit
1	Thermal Resistance Plastic 100-Pin Surface Mount	Θ_{JA}	42.5	°C/W

The average chip-junction temperature (T_{.l}) in C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \Theta_{JA}) \quad (1)$$

where:

T_A = Ambient Temperature, °C

 Θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

$$P_D = P_{INT} + P_{I/O}$$

 $P_{INT} = I_{DD} \times V_{DD}$, Watts — Chip Internal Power

P_{I/O}= Power Dissipation on Input and Output Pins — User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

Solving equations 1 and 2 for K gives:

$$K \; = \; P_D + (T_A + 273^{\circ}C) + \Theta_{JA} \times P_{D^2} \ \ \, (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D can be obtained by solving equations (1) and (2) iteratively for any value of P_D .

Table 42 20.97 MHz Clock Control Timing

 $(\rm V_{\rm DD}$ and $\rm V_{\rm DDSYN}$ = 5.0 Vdc, $\rm V_{\rm SS}$ = 0 Vdc, $\rm T_{\rm A}$ = $\rm T_{\rm L}$ to $\rm T_{\rm H})$

Num	Characteristic	Symbol	Min	Max	Unit
1	PLL Reference Frequency Range ¹	f _{ref}	20	50	kHz
2	System Frequency ² On-Chip PLL System Frequency Range External Clock Operation	f _{sys}	dc 4f _{ref} dc	20.97 20.97 20.97	MHz
3	PLL Lock Time ^{1, 3, 4, 5, 6}	t _{lpll}	_	20	ms
4	VCO Frequency ⁷	f _{VCO}	_	2 (f _{sys} max)	MHz
5	Limp Mode Clock Frequency SYNCR X bit = 0 SYNCR X bit = 1	f _{limp}	_	(f _{sys} max)/2 f _{sys} max	MHz
6	CLKOUT Jitter ^{1, 4, 5, 6, 8} Short term (5 μs interval) Long term (500 μs interval)	J _{clk}	- 1.5 - 0.5	1.0 0.5	%

NOTES:

- 1. The base configuration of the MC68HC16S2 requires a 32.768 kHz reference.
- 2. All internal registers retain data at 0 Hz.
- 3. Assumes that stable V_{DDSYN} is applied, and that the crystal oscillator is stable. Lock time is measured from the time V_{DD} and V_{DDSYN} are valid until RESET is released. This specification also applies to the period required for PLL lock after changing the W and Y frequency control bits in the synthesizer control register (SYN-CR) while the PLL is running, and to the period required for the clock to lock after LPSTOP.
- 4. This parameter is periodically sampled rather than 100% tested.
- 5. Assumes that a low-leakage external filter network is used to condition clock synthesizer input voltage. Total external resistance from the XFC pin due to external leakage must be greater than 15 $\rm M\Omega$ to guarantee this specification. Filter network geometry can vary depending upon operating environment.
- 6. Proper layout procedures must be followed to achieve specifications.
- 7. Internal VCO frequency (f_{VCO}) is determined by SYNCR W and Y bit values.

The SYNCR X bit controls a divide-by-two circuit that is not in the synthesizer feedback loop.

When X = 0, the divider is enabled, and $f_{sys} = f_{VCO} \div 4$.

When X = 1, the divider is disabled, and $f_{sys} = f_{VCO} \div 2$.

X must equal one when operating at maximum specified f_{sys}.

8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SS} and variation in crystal oscillator frequency increase the J_{Clk} percentage for a given interval. When clock jitter is a critical constraint on control system operation, this parameter should be measured during functional testing of the final system.

Table 43 25.17 MHz Clock Control Timing

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc}, V_{SS} = 0 \text{ Vdc}, T_{A} = T_{L} \text{ to } T_{H})$

Num	Characteristic	Symbol	Min	Max	Unit
1	PLL Reference Frequency Range ¹	f ref	20	50	kHz
2	System Frequency ² On-Chip PLL System Frequency Range External Clock Operation	f _{sys}	dc 4f _{ref} dc	25.17 25.17 25.17	MHz
3	PLL Lock Time ^{1, 3, 4, 5, 6}	t _{IpII}	_	20	ms
4	VCO Frequency ⁷	f _{VCO}	_	2 (f _{sys} max)	MHz
5	Limp Mode Clock Frequency SYNCR X bit = 0 SYNCR X bit = 1	f _{limp}	_	(f _{sys} max)/2 f _{sys} max	MHz
6	CLKOUT Jitter ^{1, 4, 5, 6, 8} Short term (5 μs interval) Long term (500 μs interval)	J _{clk}	- 1.5 - 0.5	1.0 0.5	%

NOTES:

^{1.} Refer to notes in Table 42.

Table 44 20.97 MHz DC Characteristics

(V $_{\rm DD}$ and V $_{\rm DDSYN}$ = 5.0 Vdc, V $_{\rm SS}$ = 0 Vdc, T $_{\rm A}$ = T $_{\rm L}$ to T $_{\rm H}$)

Marra	Characterists	Comple at	N/!	n Max			
Num	Characteristic	Symbol	Min		Unit		
1	Input High Voltage	V _{IH}	0.7 (V _{DD})	$V_{DD} + 0.3$	V		
2	Input Low Voltage	V _{IL}	V _{SS} - 0.3	0.2 (V _{DD})	V		
3	Input Hysteresis ¹	V _{HYS}	0.5	_	V		
4	Input Leakage Current ² $V_{in} = V_{DD}$ or V_{SS}	I _{IN}	-2.5	2.5	μА		
5	High Impedance (Off-State) Leakage Current ² $V_{in} = V_{DD}$ or V_{SS}	I _{OZ}	-2.5	2.5	μА		
6	CMOS Output High Voltage ^{2, 3} $I_{OH} = -10.0 \mu A$	V _{OH}	V _{DD} – 0.2	_	V		
7	CMOS Output Low Voltage ² I _{OL} = 10.0 μA	V _{OL}	_	0.2	V		
8	Output High Voltage ^{2, 3} $I_{OH} = -0.8 \text{ mA}$	V _{OH}	V _{DD} – 0.8	_	V		
9	Output Low Voltage ² $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 5.3 \text{ mA}$ $I_{OL} = 12 \text{ mA}$	V _{OL}	_ _ _	0.4 0.4 0.4	V		
10	Three State Control Input High Voltage	V _{IHTSC}	1.6 (V _{DD})	9.1	V		
11	Data Bus Mode Select Pull-up Current ⁴ $V_{in} = V_{IL} \qquad \text{DATA}[15:0]$ $V_{in} = V_{IH} \qquad \text{DATA}[15:0]$	I _{MSP}	_ _15	-120 	μΑ		
12	V _{DD} Supply Current ^{5, 6} Run ⁶ , crystal reference LPSTOP, crystal reference, VCO Off (STSIM = 0) LPSTOP, external clock input = max f _{sys}	I _{DD}	_	110 350 5	mA μA mA		
13	Clock Synthesizer Operating Voltage	V _{DDSYN}	4.75	5.25	V		
14	V _{DDSYN} Supply Current ^{5, 6} VCO on, 32.768 kHz crystal reference, maximum f _{sys} External Clock, maximum f _{sys} LPSTOP, 32.768 kHz crystal reference, VCO off (STSIM = 0) 32.768 kHz, V _{DD} powered down	I _{DDSYN}	_ _ _ _	1 5 100 50	mA mA μA μA		
15	RAM Standby Voltage ⁷ Specified V_{DD} applied $V_{DD} = V_{SS}$	V _{SB}	0.0 3.0	5.25 5.25	V		
16	$ \begin{array}{lll} \text{RAM Standby Current}^{7, \ 6} & & & & \\ \text{Normal RAM operation}^8 & & & V_{DD} > V_{SB} - 0.5 \ V \\ \text{Transient condition} & & V_{SB} - 0.5 \ V \geq V_{DD} \geq V_{SS} + 0.5 \ V \\ \text{Standby operation}^7 & & V_{DD} < V_{SS} + 0.5 \ V \\ \end{array} $	I _{SB}		10 3 50	μΑ mA μΑ		
17	Power Dissipation ^{5, 9}	P _D	_	603	mW		
18	Input Capacitance ^{2, 10} All input-only pins All input/output pins	C _{IN}	_	10 20	pF		

Table 44 20.97 MHz DC Characteristics (Continued)

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc}, V_{SS} = 0 \text{ Vdc}, T_{A} = T_{L} \text{ to } T_{H})$

Num	Characteristic	Symbol	Min	Max	Unit
19	Load Capacitance ² Group 1 I/O Pins, CLKOUT, FREEZE/QUOT, IPIPE0 Group 2 I/O Pins and CSBOOT, BG/CS Group 3 I/O Pins Group 4 I/O Pins	CL		90 100 130 200	pF

NOTES:

1. Applies to:

SIZ[1:0], AS, DS, IRQ[7:1], MODCLK, RESET, EXTAL, TSC, BKPT/DSCLK, IPIPE1/DSI

2. Input-Only Pins: EXTAL, TSC, BKPT/DSCLK

Output-Only Pins: CSBOOT, BG/CS1, CLKOUT, FREEZE/QUOT, IPIPE0/DSO

Input/Output Pins:

Group 1: DATA[15:0], IPIPE1/DSI

Group 2: Port C[6:0] — ADDR[22:19]/CS[9:6], FC[2:0]/CS[5:3]

Port E[7:0] — SIZ[1:0], AS, DS, AVEC, DSACK[1:0]

Port F[7:0] — $\overline{\text{IRQ[7:1]}}$, MODCLK, ADDR23/CS10/ECLK, ADDR[18:0], R/ $\overline{\text{W}}$, $\overline{\text{BERR}}$, $\overline{\text{BR/CS0}}$, $\overline{\text{BGACK/CS2}}$

Group 3: HALT, RESET

- 3. Does not apply to $\overline{\text{HALT}}$ and $\overline{\text{RESET}}$ because they are open drain pins.
- 4. Use of an active pulldown device is recommended.
- Total operating current is the sum of the appropriate V_{DD}, supply and V_{DDSYN} supply current. V_{DD} at 3.3V.
- 6. Current measured with system clock frequency of 20.97 MHz, all modules active.
- 7. The SRAM module will not switch into standby mode as long as V_{SB} does not exceed V_{DD} by more than 0.5 volts. The SRAM array cannot be accessed while the module is in standby mode.
- 8. When V_{SB} is more than 0.3V greater than V_{DD} , current flows between the V_{STBY} and V_{DD} pins, which causes standby current to increase toward the maximum transient condition specification. System noise on the V_{DD} and V_{STBY} pin can contribute to this condition.
- 9. Power dissipation is measured with a system clock frequency of 20.97 MHz, all modules active. Power dissipation is calculated using the following expression:

$$P_D = Maximum V_{DD} (I_{DD} + I_{DDSYN} + I_{SB})$$

10. Input capacitance is periodically sampled rather than 100% tested.

Table 45 25.17 MHz DC Characteristics

(V $_{\rm DD}$ and V $_{\rm DDSYN}$ = 5.0 Vdc, V $_{\rm SS}$ = 0 Vdc, T $_{\rm A}$ = T $_{\rm L}$ to T $_{\rm H}$)

Num	Characteristic	Symbol	Min	Max	Unit
1	Input High Voltage	V _{IH}	0.7 (V _{DD})	V _{DD} + 0.3	V
2	Input Low Voltage	V _{IL}	V _{SS} - 0.3	0.2 (V _{DD})	V
3	Input Hysteresis ¹	V _{HYS}	0.5	_	V
4	Input Leakage Current ² $V_{in} = V_{DD}$ or V_{SS}	I _{IN}	-2.5	2.5	μА
5	High Impedance (Off-State) Leakage Current ² $V_{in} = V_{DD}$ or V_{SS}	I _{OZ}	-2.5	2.5	μА
6	CMOS Output High Voltage ^{2, 3} $I_{OH} = -10.0 \mu A$	V _{OH}	V _{DD} – 0.2	_	V
7	CMOS Output Low Voltage ² I _{OL} = 10.0 μA	V _{OL}	_	0.2	V
8	Output High Voltage ^{2, 3} $I_{OH} = -0.8 \text{ mA}$	V _{OH}	V _{DD} - 0.8	_	V
9	Output Low Voltage ² $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 5.3 \text{ mA}$ $I_{OL} = 12 \text{ mA}$	V _{OL}	_ _ _	0.4 0.4 0.4	V
10	Three State Control Input High Voltage	V _{IHTSC}	1.6 (V _{DD})	9.1	V
11	Data Bus Mode Select Pull-up Current ⁴ $V_{in} = V_{IL} \qquad \text{DATA}[15:0]$ $V_{in} = V_{IH} \qquad \text{DATA}[15:0]$	I _{MSP}	 _15	-120 	μА
12	V _{DD} Supply Current ^{5, 6} Run ⁶ , crystal reference LPSTOP, crystal reference, VCO Off (STSIM = 0) LPSTOP, external clock input = max f _{sys}	I _{DD}	_	140 350 5	mA μA mA
13	Clock Synthesizer Operating Voltage	V _{DDSYN}	4.75	5.25	V
14	V _{DDSYN} Supply Current ^{5, 6} VCO on, 32.768 kHz crystal reference, maximum f _{sys} External Clock, maximum f _{sys} LPSTOP, 32.768 kHz crystal reference, VCO off (STSIM = 0) 32.768 kHz, V _{DD} powered down	I _{DDSYN}	_ _ _	2 7 150 100	mA mA μA μA
15	RAM Standby Voltage ⁷ Specified V_{DD} applied $V_{DD} = V_{SS}$	V _{SB}	0.0 3.0	5.25 5.25	V
16	$\begin{array}{ll} \text{RAM Standby Current}^{7, \ 6} \\ \text{Normal RAM operation}^{8} & \text{$V_{DD} > V_{SB} = 0.5 \text{ V}$} \\ \text{Transient condition} & \text{$V_{SB} = 0.5 \text{ V}$} \geq \text{$V_{DD} \geq V_{SS} + 0.5 \text{ V}$} \\ \text{Standby operation}^{7} & \text{$V_{DD} < V_{SS} + 0.5 \text{ V}$} \end{array}$	I _{SB}	=	10 3 50	μΑ mA μΑ
17	Power Dissipation ^{5, 9}	P _D	_	766	mW
18	Input Capacitance ^{2, 10} All input-only pins All input/output pins	C _{IN}	_	10 20	pF

Table 45 25.17 MHz DC Characteristics (Continued)

(V
$$_{\rm DD}$$
 and V $_{\rm DDSYN}$ = 5.0 Vdc, V $_{\rm SS}$ = 0 Vdc, T $_{\rm A}$ = T $_{\rm L}$ to T $_{\rm H}$)

Num	Characteristic	Symbol	Min	Max	Unit
19	Load Capacitance ² Group 1 I/O Pins, CLKOUT, FREEZE/QUOT, IPIPE0 Group 2 I/O Pins and CSBOOT, BG/CS Group 3 I/O Pins Group 4 I/O Pins	CL	_ _ _	90 100 130 200	pF

NOTES:

1. Refer to notes in **Table 44**. Parameters are measured with system clock frequency of 25.17 MHz.

Table 46 20.97 MHz AC Timing

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
F1	Frequency of Operation ²	f _{sys}	4 f _{ref}	20.97	MHz
1	Clock Period	t _{cyc}	47.7	_	ns
1A	ECLK Period	t _{Ecyc}	381	_	ns
1B	External Clock Input Period ³	t _{Xcyc}	47.7	<u> </u>	ns
2, 3	Clock Pulse Width	t _{CW}	18.8	<u> </u>	ns
2A, 3A	ECLK Pulse Width	t _{ECW}	183	<u> </u>	ns
2B, 3B	External Clock Input High/Low Time ³	t _{XCHL}	23.8	_	ns
4, 5	CLKOUT Rise and Fall Time	t _{Crf}	_	5	ns
4A, 5A	Rise and Fall Time (All Outputs except CLKOUT)	t _{rf}	_	8	ns
4B, 5B	External Clock Input Rise and Fall Time ⁴	t _{XCrf}	_	5	ns
6	Clock High to ADDR, FC, SIZE Valid ⁵	t _{CHAV}	0	23	ns
7	Clock High to ADDR, Data, FC, SIZE High Impedance	t _{CHAZx}	0	47	ns
8	Clock High to ADDR, FC, SIZE Invalid	t _{CHAZn}	0	_	ns
9	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Asserted ⁵	t _{CLSA}	0	23	ns
9A	AS to DS or CS Asserted (Read) ⁶	t _{STSA}	-10	10	ns
11	ADDR, FC, SIZE Valid to AS, CS, (and DS Read) Asserted	t _{AVSA}	10	_	ns
12	Clock Low to AS, DS, CS Negated	t _{CLSN}	2	23	ns
13	AS, DS, CS Negated to ADDR, FC SIZE Invalid (Address Hold)	t _{SNAI}	10	_	ns
14	AS, CS (and DS Read) Width Asserted	t _{SWA}	80	_	ns
14A	DS, CS Width Asserted (Write)	t _{SWAW}	36	<u> </u>	ns
14B	AS, CS (and DS Read) Width Asserted (Fast Cycle)	t _{SWDW}	32	_	ns
15	AS, DS, CS Width Negated ⁷	t _{SN}	32	_	ns
16	Clock High to AS, DS, R/W High Impedance	t _{CHSZ}	_	47	ns
17	AS, DS, CS Negated to R/W High	t _{SNRN}	10	_	ns
18	Clock High to R/W High	t _{CHRH}	0	23	ns
20	Clock High to R/W Low	t _{CHRL}	0	23	ns
21	R/W High to AS, CS Asserted	t _{RAAA}	10	_	ns
22	R/W Low to DS, CS Asserted (Write)	t _{RASA}	54	_	ns
23	Clock High to Data Out Valid	t _{CHDO}	_	23	ns
24	Data Out Valid to Negating Edge of AS, CS (Fast Write Cycle)	t _{DVASN}	10	_	ns
25	DS, CS Negated to Data Out Invalid (Data Out Hold)	t _{SNDOI}	10	_	ns
26	Data Out Valid to DS, CS Asserted (Write)	t _{DVSA}	10	_	ns
27	Data In Valid to Clock Low (Data Setup) ⁵	t _{DICL}	5	-	ns
27A	Late BERR, HALT Asserted to Clock Low (Setup Time)	t _{BELCL}	15	_	ns
28	AS, DS Negated to DSACK[1:0], BERR, HALT, AVEC Negated	t _{SNDN}	0	60	ns
29	DS, CS Negated to Data In Invalid (Data In Hold) ⁸	t _{SNDI}	0		ns
29A	DS, CS Negated to Data In High Impedance ^{8, 9}	t _{SHDI}		48	ns
30	CLKOUT Low to Data In Invalid (Fast Cycle Hold) ⁸	t _{CLDI}	10	-	ns
		 		+	+

Table 46 20.97 MHz AC Timing (Continued)

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
31	DSACK[1:0] Asserted to Data In Valid ¹⁰	t _{DADI}	_	46	ns
33	Clock Low to BG Asserted/Negated	t _{CLBAN}	_	23	ns
35	BR Asserted to BG Asserted ¹¹	t _{BRAGA}	1	_	t _{cyc}
37	BGACK Asserted to BG Negated	t _{GAGN}	1	2	t _{cyc}
39	BG Width Negated	t _{GH}	2	_	t _{cyc}
39A	BG Width Asserted	t _{GA}	1	_	t _{cyc}
46	R/W Width Asserted (Write or Read)	t _{RWA}	115	_	ns
46A	R/W Width Asserted (Fast Write or Read Cycle)	t _{RWAS}	70	_	ns
47A	Asynchronous Input Setup Time BR, BGACK, DSACK[1:0], BERR, AVEC, HALT	t _{AIST}	5	_	ns
47B	Asynchronous Input Hold Time	t _{AIHT}	12	_	ns
48	DSACK[1:0] Asserted to BERR, HALT Asserted ¹²	t _{DABA}	_	30	ns
53	Data Out Hold from Clock High	t _{DOCH}	0	_	ns
54	Clock High to Data Out High Impedance	t _{CHDH}	_	23	ns
55	R/W Asserted to Data Bus Impedance Change	t _{RADC}	32	_	ns
70	Clock Low to Data Bus Driven (Show Cycle)	t _{SCLDD}	0	23	ns
71	Data Setup Time to Clock Low (Show Cycle)	t _{SCLDS}	10	_	ns
72	Data Hold from Clock Low (Show Cycle)	t _{SCLDH}	10	_	ns
73	BKPT Input Setup Time	t _{BKST}	10	_	ns
74	BKPT Input Hold Time	t _{BKHT}	10	_	ns
75	Mode Select Setup Time (DATA[15:0], MODCLK, BKPT)	t _{MSS}	20	_	t _{cyc}
76	Mode Select Hold Time (DATA[15:0], MODCLK, BKPT)	t _{MSH}	0	_	ns
77	RESET Assertion Time ¹³	t _{RSTA}	4	_	t _{cyc}
78	RESET Rise Time ^{14, 15}	t _{RSTR}	_	10	t _{cyc}
100	CLKOUT High to Phase 1 Asserted ¹⁶	t _{CHP1A}	3	40	ns
101	CLKOUT High to Phase 2 Asserted	t _{CHP2A}	3	40	ns
102	Phase 1 Valid to AS or DS Asserted	t _{P1VSA}	10	_	ns
103	Phase 2 Valid to AS or DS Asserted	t _{P2VSN}	10	_	ns
104	AS or DS Valid to Phase 1 Negated	t _{SAP1N}	10	_	ns
105	AS or DS Valid to Phase 2 Negated	t _{SNP2N}	10	_	ns

NOTES:

- 1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
- 2. The base configuration of the MC68HC16S2 requires a 32.768 kHz crystal reference.
- 3. When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum allowable t_{Xcyc} period is reduced when the duty cycle of the external clock varies. The relationship between external clock input duty cycle and minimum t_{Xcyc} is expressed:

Minimum t_{XCYC} period = minimum t_{XCHL} / (50% – external clock input duty cycle tolerance).

- 4. Parameters for an external clock signal applied while the internal PLL is disabled (MODCLK pin held low during reset). Does not pertain to an external reference applied while the PLL is enabled (MODCLK pin held high during reset). When the PLL is enabled, the clock synthesizer detects successive transitions of the reference signal. If transitions occur within the correct clock period, rise/fall times and duty cycle are not critical.
- 5. Address access time = $(2.5 + WS) t_{cyc} t_{CHAV} t_{DICL}$ Chip-select access time = $(2 + WS) t_{cyc} - t_{CLSA} - t_{DICL}$ Where: WS = number of wait states. When fast termination is used (2 clock bus) WS = -1.
- 6. Specification 9A is the worst-case skew between \overline{AS} and \overline{DS} or \overline{CS} . The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause \overline{AS} and \overline{DS} to fall outside the limits shown in specification 9.
- 7. If multiple chip selects are used, \overline{CS} width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The \overline{CS} width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
- 8. Hold times are specified with respect to \overline{DS} or \overline{CS} on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
- 9. Maximum value is equal to $(t_{\rm cyc}/2)$ + 25 ns.
- 10. If the asynchronous setup time (specification 47A) requirements are satisfied, the DSACK[1:0] low to data setup time (specification 31) and DSACK[1:0] low to BERR low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle. BERR must satisfy only the late BERR low to clock low setup time (specification 27A) for the following clock cycle.
- 11. To ensure coherency during every operand transfer, \overline{BG} is not asserted in response to \overline{BR} until after all cycles of the current operand transfer are complete.
- 12. In the absence of DSACK[1:0], BERR is an asynchronous input using the asynchronous setup time (specification 47A).
- 13. After external RESET negation is detected, a short transition period (approximately 2 t_{cyc}) elapses, then the SIM drives RESET low for 512 tcyc.
- 14. External assertion of the RESET input can overlap internally-generated resets. To ensure that an external reset is recognized in all cases, RESET must be asserted for at least 590 CLKOUT cycles.
- 15. External logic must pull RESET high during this period in order for normal MCU operation to begin.
- 16. Eight pipeline states are multiplexed into IPIPE[1:0]. The multiplexed signals have two phases.

MOTOROLA MC68HC16S2 86 MC68HC16S2TS/D

Table 47 25.17 MHz AC Timing

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
F1	Frequency of Operation ²	f _{sys}	4 f _{ref}	25.166	MHz
1	Clock Period	t _{cyc}	39.7	_	ns
1A	ECLK Period	t _{Ecyc}	318	_	ns
1B	External Clock Input Period ³	t _{Xcyc}	39.7	_	ns
2, 3	Clock Pulse Width	t _{CW}	15	_	ns
2A, 3A	ECLK Pulse Width	t _{ECW}	155	_	ns
2B, 3B	External Clock Input High/Low Time ³	t _{XCHL}	19.8	_	ns
4, 5	CLKOUT Rise and Fall Time	t _{Crf}	_	5	ns
4A, 5A	Rise and Fall Time (All Outputs except CLKOUT)	t _{rf}	_	8	ns
4B, 5B	External Clock Input Rise and Fall Time ⁴	t _{XCrf}	_	4	ns
6	Clock High to ADDR, FC, SIZE Valid ⁵	t _{CHAV}	0	19	ns
7	Clock High to ADDR, Data, FC, SIZE High Impedance	t _{CHAZx}	0	39	ns
8	Clock High to ADDR, FC, SIZE Invalid	t _{CHAZn}	0	_	ns
9	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Asserted ⁵	t _{CLSA}	2	19	ns
9A	AS to DS or CS Asserted (Read) ⁶	t _{STSA}	-10	15	ns
11	ADDR, FC, SIZE Valid to AS, CS, (and DS Read) Asserted	t _{AVSA}	8	_	ns
12	Clock Low to AS, DS, CS Negated	t _{CLSN}	2	19	ns
13	AS, DS, CS Negated to ADDR, FC SIZE Invalid (Address Hold)	t _{SNAI}	8	_	ns
14	AS, CS (and DS Read) Width Asserted	t _{SWA}	65	_	ns
14A	DS, CS Width Asserted (Write)	t _{SWAW}	25	_	ns
14B	AS, CS (and DS Read) Width Asserted (Fast Cycle)	t _{SWDW}	22	_	ns
15	$\overline{\text{AS}}$, $\overline{\text{DS}}$, $\overline{\text{CS}}$ Width Negated ⁷	t _{SN}	22	_	ns
16	Clock High to AS, DS, R/W High Impedance	t _{CHSZ}	_	39	ns
17	AS, DS, CS Negated to R/W High	t _{SNRN}	10	_	ns
18	Clock High to R/W High	t _{CHRH}	0	19	ns
20	Clock High to R/W Low	t _{CHRL}	0	19	ns
21	R/W High to AS, CS Asserted	t _{RAAA}	10	_	ns
22	R/W Low to DS, CS Asserted (Write)	t _{RASA}	40	_	ns
23	Clock High to Data Out Valid	t _{CHDO}	_	19	ns
24	Data Out Valid to Negating Edge of AS, CS (Fast Write Cycle)	t _{DVASN}	7	_	ns
25	DS, CS Negated to Data Out Invalid (Data Out Hold)	t _{SNDOI}	5	_	ns
26	Data Out Valid to DS, CS Asserted (Write)	t _{DVSA}	8	_	ns
27	Data In Valid to Clock Low (Data Setup) ⁵	t _{DICL}	5	_	ns
27A	Late BERR, HALT Asserted to Clock Low (Setup Time)	t _{BELCL}	10	_	ns
28	AS, DS Negated to DSACK[1:0], BERR, HALT, AVEC Negated	t _{SNDN}	0	50	ns
29	DS, CS Negated to Data In Invalid (Data In Hold) ⁸	t _{SNDI}	0		ns
29A	DS, CS Negated to Data In High Impedance ^{8, 9}	t _{SHDI}	_	45	ns
30	CLKOUT Low to Data In Invalid (Fast Cycle Hold) ⁸	t _{CLDI}	8	_	ns


Table 47 25.17 MHz AC Timing (Continued)

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
30A	CLKOUT Low to Data In High Impedance ⁸	t _{CLDH}	_	60	ns
31	DSACK[1:0] Asserted to Data In Valid ¹⁰	t _{DADI}	_	35	ns
33	Clock Low to BG Asserted/Negated	t _{CLBAN}	_	19	ns
35	BR Asserted to BG Asserted ¹¹	t _{BRAGA}	1	_	t _{cyc}
37	BGACK Asserted to BG Negated	t _{GAGN}	1	2	t _{cyc}
39	BG Width Negated	t _{GH}	2	_	t _{cyc}
39A	BG Width Asserted	t _{GA}	1	_	t _{cyc}
46	R/W Width Asserted (Write or Read)	t _{RWA}	90	_	ns
46A	R/W Width Asserted (Fast Write or Read Cycle)	t _{RWAS}	55	_	ns
47A	Asynchronous Input Setup Time BR, BGACK, DSACK[1:0], BERR, AVEC, HALT	t _{AIST}	5	_	ns
47B	Asynchronous Input Hold Time	t _{AIHT}	10	_	ns
48	DSACK[1:0] Asserted to BERR, HALT Asserted ¹²	t _{DABA}	_	27	ns
53	Data Out Hold from Clock High	t _{DOCH}	0	_	ns
54	Clock High to Data Out High Impedance	t _{CHDH}	_	23	ns
55	R/W Asserted to Data Bus Impedance Change	t _{RADC}	25	_	ns
70	Clock Low to Data Bus Driven (Show Cycle)	t _{SCLDD}	0	19	ns
71	Data Setup Time to Clock Low (Show Cycle)	t _{SCLDS}	8	_	ns
72	Data Hold from Clock Low (Show Cycle)	t _{SCLDH}	8	_	ns
73	BKPT Input Setup Time	t _{BKST}	10	_	ns
74	BKPT Input Hold Time	t _{BKHT}	10	_	ns
75	Mode Select Setup Time (DATA[15:0], MODCLK, BKPT)	t _{MSS}	20	_	t _{cyc}
76	Mode Select Hold Time (DATA[15:0], MODCLK, BKPT)	t _{MSH}	0	_	ns
77	RESET Assertion Time ¹³	t _{RSTA}	4	_	t _{cyc}
78	RESET Rise Time ^{14, 15}	t _{RSTR}	_	10	t _{cyc}
100	CLKOUT High to Phase 1 Asserted ¹⁶	t _{CHP1A}	3	34	ns
101	CLKOUT High to Phase 2 Asserted	t _{CHP2A}	3	34	ns
102	Phase 1 Valid to AS or DS Asserted	t _{P1VSA}	9	_	ns
103	Phase 2 Valid to AS or DS Asserted	t _{P2VSN}	9	_	ns
104	AS or DS Valid to Phase 1 Negated	t _{SAP1N}	9	_	ns
105	AS or DS Valid to Phase 2 Negated	t _{SNP2N}	9	_	ns


NOTES:

1. Refer to notes in **Table 46**. Parameters are measured with system clock frequency of 25.17 MHz.



16 CLKOUT TIM


Figure 14 CLKOUT Output Timing Diagram



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% $\rm V_{DD}.$ PULSE WIDTH SHOWN WITH RESPECT TO 50% $\rm V_{DD}.$

16 EXT CLK INPUT TIM


Figure 15 External Clock Input Timing Diagram



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% $V_{\mbox{\scriptsize DD}}$.


16 ECLK OUTPUT TIM

Figure 16 ECLK Output Timing Diagram




16 RD CYC TIM

Figure 17 Read Cycle Timing Diagram




16 WR CYC TIM

Figure 18 Write Cycle Timing Diagram



16 FAST RD CYC TIM

Figure 19 Fast Termination Read Cycle Timing Diagram



16 FAST WR CYC TIM

Figure 20 Fast Termination Write Cycle Timing Diagram




Figure 21 Bus Arbitration Timing Diagram — Active Bus Case





Figure 22 Bus Arbitration Timing Diagram — Idle Bus Case




NOTE:

Show cycles can stretch during clock phase S42 when bus accesses take longer than two cycles due to IMB module wait-state insertion.

16 SHW CYC TIM

Figure 23 Show Cycle Timing Diagram



16 CHIP SEL TIM

Figure 24 Chip-Select Timing Diagram




Figure 25 Reset and Mode Select Timing Diagram

Table 48 20.97 MHz Background Debugging Mode Timing

$$(V_{DD}^{}$$
 and $V_{DDSYN}^{}$ = 5.0 Vdc ±10%, $V_{SS}^{}$ = 0 Vdc, $T_{A}^{}$ = $T_{L}^{}$ to $T_{H}^{})^{1}$

Num	Characteristic	Symbol	Min	Max	Unit
B0	DSI Input Setup Time	t _{DSISU}	15	_	ns
B1	DSI Input Hold Time	t _{DSIH}	10	_	ns
B2	DSCLK Setup Time	t _{DSCSU}	15	_	ns
В3	DSCLK Hold Time	t _{DSCH}	10	_	ns
B4	DSO Delay Time	t _{DSOD}	1	25	ns
B5	DSCLK Cycle Time	t _{DSCCYC}	2	_	t _{cyc}
В6	CLKOUT High to FREEZE Asserted/Negated	t _{FRZAN}		50	ns
B7	CLKOUT High to IPIPE1 High Impedance	t _{IFZ}	_	50	ns
B8	CLKOUT High to IPIPE1 Valid	t _{IF}	_	50	ns
В9	DSCLK Low Time	t _{DSCLO}	1	_	t _{cyc}
B10	IPIPE1 High Impedance to FREEZE Asserted	t _{IPFA}	TBD	_	t _{cyc}
B11	FREEZE Negated to IPIPE[1:0] Active	t _{FRIP}	TBD	_	t _{cyc}

NOTES:

1. All AC timing is shown with respect to 20% $\rm V_{DD}$ and 70% $\rm V_{DD}$ levels unless otherwise noted.


Table 49 25.17 MHz Background Debugging Mode Timing

$$(V_{DD}^{}$$
 and $V_{DDSYN}^{}$ = 5.0 Vdc ±10%, $V_{SS}^{}$ = 0 Vdc, $T_{A}^{}$ = $T_{L}^{}$ to $T_{H}^{}$) 1

Num	Characteristic	Symbol	Min	Max	Unit
В0	DSI Input Setup Time	t _{DSISU}	10	_	ns
B1	DSI Input Hold Time	t _{DSIH}	5	_	ns
B2	DSCLK Setup Time	t _{DSCSU}	10	_	ns
В3	DSCLK Hold Time	t _{DSCH}	5	_	ns
B4	DSO Delay Time	t _{DSOD}	1	20	ns
B5	DSCLK Cycle Time	t _{DSCCYC}	2	_	t _{cyc}
B6	CLKOUT High to FREEZE Asserted/Negated	t _{FRZAN}	1	20	ns
B7	CLKOUT High to IPIPE1 High Impedance	t _{IFZ}	1	20	ns
B8	CLKOUT High to IPIPE1 Valid	t _{IF}	_	20	ns
В9	DSCLK Low Time	t _{DSCLO}	1	_	t _{cyc}
B10	IPIPE1 High Impedance to FREEZE Asserted	t _{IPFA}	TBD		t _{cyc}
B11	FREEZE Negated to IPIPE[1:0] Active	t _{FRIP}	TBD	_	t _{cyc}


NOTES:

1. All AC timing is shown with respect to 20% $\rm V_{DD}$ and 70% $\rm V_{DD}$ levels unless otherwise noted.



16 BDM SER COM TIM

Figure 26 Background Debugging Mode Timing Diagram — Serial Communication



16 BDM FRZ TIM

Figure 27 Background Debugging Mode Timing Diagram — Freeze Assertion

Table 50 20.97 MHz ECLK Bus Timing

 $\rm (V_{DD}$ and $\rm V_{DDSYN}$ = 5.0 Vdc \pm 5%, $\rm V_{SS}$ = 0 Vdc, $\rm T_A$ = $\rm T_L$ to $\rm T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
E1	ECLK Low to Address Valid ²	t _{EAD}	_	48	ns
E2	ECLK Low to Address Hold	t _{EAH}	10	_	ns
E3	ECLK Low to CS Valid (CS Delay)	t _{ECSD}	_	120	ns
E4	ECLK Low to CS Hold	t _{ECSH}	10	_	ns
E5	CS Negated Width	t _{ECSN}	25	_	ns
E6	Read Data Setup Time	t _{EDSR}	25	_	ns
E7	Read Data Hold Time	t _{EDHR}	5	_	ns
E8	ECLK Low to Data High Impedance	t _{EDHZ}	_	48	ns
E9	CS Negated to Data Hold (Read)	t _{ECDH}	0	_	ns
E10	CS Negated to Data High Impedance	t _{ECDZ}	_	1	t _{cyc}
E11	ECLK Low to Data Valid (Write)	t _{EDDW}	_	2	t _{cyc}
E12	ECLK Low to Data Hold (Write)	t _{EDHW}	10	_	ns
E13	Address Access Time (Read) ³	t _{EACC}	308	_	ns
E14	Chip-Select Access Time (Read) ⁴	t _{EACS}	236		ns
E15	Address Setup Time	t _{EAS}	1/2	_	t _{cyc}

NOTES:

- 1. All AC timing is shown with respect to 20% $\rm V_{DD}$ and 70% $\rm V_{DD}$ levels unless otherwise noted.
- 2. When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
- 3. Address access time = $t_{Ecyc} t_{EAD} t_{EDSR}$. 4. Chip select access time = $t_{Ecyc} t_{ECSD} t_{EDSR}$.

Table 51 25.17 MHz ECLK Bus Timing

 $\rm (V_{DD}$ and $\rm V_{DDSYN}$ = 5.0 Vdc \pm 5%, $\rm V_{SS}$ = 0 Vdc, $\rm T_A$ = $\rm T_L$ to $\rm T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
E1	ECLK Low to Address Valid ²	t _{EAD}	_	40	ns
E2	ECLK Low to Address Hold	t _{EAH}	10	_	ns
E3	ECLK Low to CS Valid (CS Delay)	t _{ECSD}	_	100	ns
E4	ECLK Low to CS Hold	t _{ECSH}	10	_	ns
E5	CS Negated Width	t _{ECSN}	20	_	ns
E6	Read Data Setup Time	t _{EDSR}	25	_	ns
E7	Read Data Hold Time	t _{EDHR}	5	_	ns
E8	ECLK Low to Data High Impedance	t _{EDHZ}	_	40	ns
E9	CS Negated to Data Hold (Read)	t _{ECDH}	0	_	ns
E10	CS Negated to Data High Impedance	t _{ECDZ}	_	1	t _{cyc}
E11	ECLK Low to Data Valid (Write)	t _{EDDW}	_	2	t _{cyc}
E12	ECLK Low to Data Hold (Write)	t _{EDHW}	5	_	ns
E13	Address Access Time (Read) ³	t _{EACC}	255	_	ns
E14	Chip-Select Access Time (Read) ⁴	t _{EACS}	195	_	ns
E15	Address Setup Time	t _{EAS}		1/2	t _{cyc}

NOTES:

- 1. All AC timing is shown with respect to 20% $\rm V_{DD}$ and 70% $\rm V_{DD}$ levels unless otherwise noted.
- 2. When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
- 3. Address access time = $t_{Ecyc} t_{EAD} t_{EDSR}$. 4. Chip select access time = $t_{Ecyc} t_{ECSD} t_{EDSR}$.




Figure 28 ECLK Timing Diagram

MC68HC16S2 MOTOROLA MC68HC16S2TS/D 103

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MCUinit, MCUasm, MCUdebug, and RTEK are trademarks of Motorola, Inc. MOTOROLA and the Motorola logo are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602/303-5454 **MFAX:** RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609

INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC,

6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315 **ASIA PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,

51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

