

# M68HC16 Z Series

Page

# Technical Supplement 20.97 MHz Electrical Characteristics

Devices in the M68HC16 Modular Microcontroller Family are built up from a selection of standard functional modules. Microcontrollers in the M68HC16 Z Series contain the same central processing unit (CPU16) and system integration module (SIM), and thus have similar electrical characteristics.

M68HC16 devices that operate at clock frequencies of 20.97 MHz are now available. This publication contains a new electrical characteristics appendix that supplements the *MC68HC16Z1 User's Manual* (MC68HC16Z1UM/AD) and the *MC68HC16Z2 User's Manual* (MC68HC16Z2UM/AD).

The supplement contains the following updated specifications:

#### Table

Maximum Ratings	2
Typical Ratings	3
Thermal Characteristics	3
Clock Control Timing	4
DC Characteristics	5
AC Timing	8
Background Debugging Mode Timing	19
ECLK Bus Timing	20
QSPI Timing	21
ADC Maximum Ratings	24
ADC DC Electrical Characteristics (Operating)	25
ADC AC Characteristics (Operating)	26
ADC Conversion Characteristics (Operating)	26



Num	Rating	Symbol	Value	Unit		
1	Supply Voltage <sup>1,2,3</sup>	V <sub>DD</sub>	- 0.3 to + 6.5	V		
2	Input Voltage 1,2,3,4,5,7	VIN	- 0.3 to + 6.5	V		
3	Instantaneous Maximum Current Single Pin Limit (all pins) <sup>1,3,5,6</sup>	ID 25		ID 25		mA
	Operating Maximum Current Digital Input Disruptive Current <sup>3,5,6,7,8</sup> VNEGCLMAP ≅ - 0.3 V VPOSCLAMP ≅ VDD + 0.3	liD	– 500 to 500	μΑ		
5	Operating Temperature Range C Suffix	ТА	TL to TH - 40 to 85	°C		
6	Storage Temperature Range	Tstg	- 55 to 150	°C		

#### Table A–1 Maximum Ratings

NOTES:

1. Permanent damage can occur if maximum ratings are exceeded. Exposure to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.

 Although sections of the device contain circuitry to protect against damage from high static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum-rated voltages.

3. This parameter is periodically sampled rather than 100% tested.

4. All pins except TSC.

5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

6. Power supply must maintain regulation within operating  $V_{\mbox{DD}}$  range during instantaneous and operating maximum current.

7. All functional non-supply pins are internally clamped to  $V_{SS}$ . All functional pins except EXTAL and XFC are internally clamped to  $V_{DD}$ .

8. Total input current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.

Num	Rating	Symbol	Value	Unit
1	Supply Voltage	V <sub>DD</sub>	5.0	V
2	Operating Temperature	Τ <sub>Α</sub>	25	°C
3	V <sub>DD</sub> Supply Current RUN LPSTOP, VCO off LPSTOP, External clock, max f <sub>sys</sub>	I <sub>DD</sub>	113 125 3.75	mA μA mA
4	Clock Synthesizer Operating Voltage	V <sub>DDSYN</sub>	5.0	V
5	V <sub>DDSYN</sub> Supply Current VCO on, maximum f <sub>sys</sub> External Clock, maximum f <sub>sys</sub> LPSTOP, VCO off V <sub>DD</sub> powered down	IDDSYN	1.0 5.0 100 50	mA mA μA μA
6	RAM Standby Current Normal RAM operation Standby operation	I <sub>SB</sub>	7.0 40	μΑ μΑ
7	Power Dissipation	PD	570	mW

### Table A–2 Typical Ratings

Table A–3 Thermal Characteristics

Thermal Resistance1ΘJA38°C/W1Plastic 132-Pin Surface MountΘJA49	Num	Characteristic	Symbol	Value	Unit
	1	Plastic 132-Pin Surface Mount	$\Theta_{JA}$		°C/W

NOTES:

1. The average chip-junction temperature (T<sub>J</sub>) in C can be obtained from (1):

$$\mathsf{T}_\mathsf{J} \;=\; \mathsf{T}_\mathsf{A} + (\mathsf{P}_\mathsf{D} \,\cdot\, \Theta_\mathsf{J}_\mathsf{A})$$

where:

T<sub>A</sub>= Ambient Temperature, °C

OJA= Package Thermal Resistance, Junction-to-Ambient, °C/W

F

$$P_D = P_{INT} + P_{I/O}$$

 $P_{INT} = I_{DD} \times V_{DD}$ , Watts — Chip Internal Power

PI/O= Power Dissipation on Input and Output Pins — User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is (2):

$$P_{D} = K + (T_{J} + 273^{\circ}C)$$

 $\begin{array}{l} K = P_{D} + (T_{A} + 273^{\circ}C) + \Theta_{JA} \times P_{D}^{-2} \\ \end{array}$ Where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P\_D (at equilibrium) for a known T\_A. Using this value of K, the values of P\_D and T\_J can be obtained by solving equations (1) and (2) iteratively for any value of T\_A.

### Table A–4 Clock Control Timing

Num	Characteristic	Symbol	Minimum	Maximum	Unit
1	PLL Reference Frequency Range <sup>1</sup> MC68HC16Z1 MC68HC16Z2	f <sub>ref</sub>	20 3.2	50 5.2	kHz MHz
2	System Frequency <sup>2</sup> Slow On-Chip PLL System Frequency Fast On-Chip PLL System Frequency External Clock Operation	f <sub>sys</sub>	dc 4 (f <sub>ref</sub> ) 4 (f <sub>ref</sub> ) /128 dc	20.97 20.97 20.97 20.97	MHz
3	PLL Lock Time <sup>1,3,5,6,7</sup>	t <sub>lpll</sub>	—	20	ms
4	VCO Frequency <sup>4</sup>	f <sub>VCO</sub>	—	2 (f <sub>sys</sub> max)	MHz
5	Limp Mode Clock Frequency SYNCR X bit = 0 SYNCR X bit = 1	f <sub>limp</sub>	_	f <sub>sys</sub> max /2 f <sub>sys</sub> max	MHz
6	CLKOUT Jitter1,5,6,7,8 Short term (5 μs interval) Long term (500 μs interval)	J <sub>clk</sub>	-1.0 -0.5	1.0 0.5	%

( $V_{DD}$  and  $V_{DDSYN}$  = 5.0 Vdc ± 5%,  $V_{SS}$  = 0 Vdc,  $T_A = T_L$  to  $T_H$ )

NOTES:

1. The base configuration of the MC68HC16Z1 requires a 32.768 kHz crystal reference, and the base configuration of the M68HC16Z2 requires a 4.194 MHz crystal reference. Both devices can be ordered with either reference as a mask option.

2. All internal registers retain data at 0 Hz.

- 3. Assumes that stable V<sub>DDSYN</sub> is applied, and that the crystal oscillator is stable. Lock time is measured from the time V<sub>DD</sub> and V<sub>DDSYN</sub> are valid until RESET is released. This specification also applies to the period required for PLL lock after changing the W and Y frequency control bits in the synthesizer control register (SYNCR) while the PLL is running, and to the period required for the clock to lock after LPSTOP.
- 4. Internal VCO frequency ( $f_{VCO}$ ) is determined by SYNCR W and Y bit values.
- The SYNCR X bit controls a divide-by-two circuit that is not in the synthesizer feedback loop.

When X = 0, the divider is enabled, and  $f_{SYS} = f_{VCO} \div 4$ .

When X = 1, the divider is disabled, and  $f_{Sys} = f_{VCO} \div 2$ .

X must equal one when operating at maximum specified fsys.

- 5. This parameter is periodically sampled rather than 100% tested.
- 6. Assumes that a low-leakage external filter network is used to condition clock synthesizer input voltage. Total external resistance from the XFC pin due to external leakage must be greater than 15 M  $\Omega$  to guarantee this specification. Filter network geometry can vary depending upon operating environment.
- 7. Proper layout procedures must be followed to achieve specifications.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDSYN</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the J<sub>clk</sub> percentage for a given interval. When jitter is a critical constraint on control system operation, this parameter should be measured during functional testing of the final system.

# Table A–5 DC Characteristics

Num	Characteristic	Symbol	Min	Max	Unit
1	Input High Voltage	VIH	0.7 (V <sub>DD</sub> )	V <sub>DD</sub> + 0.3	V
2	Input Low Voltage	VIL	V <sub>SS</sub> – 0.3	0.2 (V <sub>DD</sub> )	V
3	Input Hysteresis <sup>1,2</sup>	V <sub>HYS</sub>	0.5		V
4	Input Leakage Current <sup>3,16</sup> $V_{in} = V_{DD}$ or $V_{SS}$	l <sub>in</sub>	-2.5	2.5	μA
5	High Impedance (Off-State) Leakage Current <sup>4,16</sup> $V_{in} = V_{DD}$ or $V_{SS}$	I <sub>OZ</sub>	-2.5	2.5	μA
6	CMOS Output High Voltage <sup>5,6,16</sup> $I_{OH} = -10.0 \ \mu A$	V <sub>OH</sub>	V <sub>DD</sub> -0.2	_	v
7	CMOS Output Low Voltage <sup>7,16</sup> $I_{OL} = 10.0 \ \mu A$	V <sub>OL</sub>	_	0.2	V
8	Output High Voltage <sup>6,7,16</sup> I <sub>OH</sub> = –0.8 mA	V <sub>OH</sub>	V <sub>DD</sub> –0.8	_	v
9	Output Low Voltage <sup>7,16</sup> $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 5.3 \text{ mA}$ $I_{OL} = 12 \text{ mA}$	V <sub>OL</sub>		0.4 0.4 0.4	V
10	Three State Control Input High Voltage	VIHTSC	1.6 (V <sub>DD</sub> )	9.1	V
11	Data Bus Mode Select Pull-up Current <sup>8,9</sup> $V_{in} = V_{IL}$ $V_{in} = V_{IH}$	IMSP	 _15	-120 —	μΑ
12	MC68HC16Z1V <sub>DD</sub> Supply Current <sup>10,11,12</sup> Run, crystal reference LPSTOP, crystal reference, VCO Off (STSIM = 0) LPSTOP, external clock input = max f <sub>sys</sub>	I <sub>DD</sub>		140 350 5	mA μA mA
12A	MC68HC16Z2 V <sub>DD</sub> Supply Current <sup>10,11,12</sup> Run, crystal reference LPSTOP, crystal reference, VCO Off (STSIM = 0) LPSTOP, external clock input = max f <sub>sys</sub>	I <sub>DD</sub>		140 2 10	mA mA mA
13	Clock Synthesizer Operating Voltage	VDDSYN	4.75	5.25	V

(V <sub>DD</sub> and V <sub>DDSYN</sub> = 5.0 Vdc $\pm$ 5%,	$V_{SS} = 0 Vdc,$	T <sub>A</sub> =	$T_L$ to	т <sub>н</sub> )
---	-------------------	------------------	----------	------------------

# Table A–5 DC Characteristics (Continued)

Num	Characteristic	Symbol	Min	Max	Unit
14	MC68HC16Z1 V <sub>DDSYN</sub> Supply Current <sup>6,12</sup> VCO on, crystal reference, maximum $f_{sys}$ External Clock, maximum $f_{sys}$ LPSTOP, crystal reference, VCO off (STSIM = 0) V <sub>DD</sub> powered down	IDDSYN	  	2 6 150 100	mA mA μA μA
14A	MC68HC16Z2 V <sub>DDSYN</sub> Supply Current <sup>6,12</sup> VCO on, crystal reference, maximum f <sub>sys</sub> External Clock, maximum f <sub>sys</sub> LPSTOP, crystal reference, VCO off (STSIM = 0) V <sub>DD</sub> powered down	IDDSYN	  	2.5 8.75 2 2	mA mA mA mA
15	RAM Standby Voltage <sup>13</sup> Specified V <sub>DD</sub> applied V <sub>DD</sub> = V <sub>SS</sub>	V <sub>SB</sub>	0.0 3.0	5.25 5.25	V
16	$ \begin{array}{ll} \text{MC68HC16Z1RAM Standby Current}^{11} \\ \text{Normal RAM operation}^{14} & \text{V}_{\text{DD}} > \text{V}_{\text{SB}} - 0.5 \text{ V} \\ \text{Transient condition} & \text{V}_{\text{SB}} - 0.5 \text{ V} \geq \text{V}_{\text{DD}} \geq \text{V}_{\text{SS}} + 0.5 \text{ V} \\ \text{Standby operation}^{13} & \text{V}_{\text{DD}} < \text{V}_{\text{SS}} + 0.5 \text{ V} \\ \end{array} $	I <sub>SB</sub>		10 3 50	μA mA μA
16A	$\label{eq:standby} \begin{array}{ll} MC68HC16Z2RAM \ Standby \ Current^{11} \\ Normal \ RAM \ operation^{14} & V_{DD} > V_{SB} - 0.5 \ V \\ Transient \ condition & V_{SB} - 0.5 \ V \geq V_{DD} \geq V_{SS} + 0.5 \ V \\ Standby \ operation^{13} & V_{DD} < V_{SS} + 0.5 \ V \\ \end{array}$	I <sub>SB</sub>		10 3 100	μA mA μA
17	MC68HC16Z1 Power Dissipation <sup>15</sup>	PD		766	mW
17A	MC68HC16Z2 Power Dissipation <sup>15</sup>	PD	_	831	mV

(V\_{DD} and V\_{DDSYN} = 5.0 Vdc  $\pm$  5%, V\_{SS} = 0 Vdc, T\_A = T\_L to T\_H)

### Table A–5 DC Characteristics (Continued)

$(V_{DD} \text{ and } V_{DDSVN} = 5.0$	$Vdc \pm 5\%$ , $V_{SS} = 0 Vdc$ , $T_A = T_L$	to T <sub>u</sub> )
י עט עט אוזפעט	' 33 ' A L	/

Num	Characteristic	Symbol	Min	Max	Unit
18	Input Capacitance <sup>3,16</sup> All input-only pins except ADC pins All input/output pins	C <sub>in</sub>	_	10 20	pF
19	Load Capacitance <sup>16</sup> Group 1 I/O Pins, CLKOUT, FREEZE/QUOT, IPIPE0 Group 2 I/O Pins and CSBOOT, BG/CS Group 3 I/O Pins Group 4 I/O Pins	CL	 	90 100 130 200	pF

NOTES:

1. Applies to:

Port ADA[7:0] — AN[7:0] Port E[7:4] - SIZ[1:0], AS, DS Port F[7:0] - IRQ[7:1], MODCLK Port GP[7:0] — IC4/OC5/OC1, IC[3:1], OC[4:1]/OC1 Port QS[7:0] — TXD, PCS[3:1], PCS0/SS, SCK, MOSI, MISO BKPT/DSCLK, DSI/IPIPE1, PAI, PCLK, RESET, RXD, TSC EXTAL (when PLL enabled)

2. This parameter is periodically sampled rather than 100% tested.

3. Applies to all input-only pins except ADC pins.

4. Applies to all input/output and output pins

5. Does not apply to HALT and RESET because they are open drain pins. Does not apply to Port QS[7:0] (TXD, PCS[3:1], PCS0/SS, SCK, MOSI, MISO) in wired-OR mode.

6. Applies to Group 1, 2, 4 input/output and all output pins

7. Applies to Group 1, 2, 3, 4 input/output pins, BG/CS, CLKOUT, CSBOOT, FREEZE/QUOT, and IPIPE0

8. Applies to DATA[15:0]

9. Use of an active pulldown device is recommended.

10. Total operating current is the sum of the appropriate  $I_{DD}$ ,  $I_{DDSYN}$ , and  $I_{SB}$  values, plus  $I_{DDA}$ .  $I_{DD}$  values include supply currents for device modules powered by V<sub>DDF</sub> and V<sub>DDI</sub> pins.

11. Current measured at maximum system clock frequency, all modules active.

12. The base configuration of the MC68HC16Z1 requires a 32.768 kHz crystal reference, and the base configuration of the M68HC16Z2 requires a 4.194 MHz crystal reference. Both devices can be ordered with either crystal reference as a mask option.

13. The SRAM module will not switch into standby mode as long as V<sub>SB</sub> does not exceed V<sub>DD</sub> by more than 0.5 volts. The SRAM array cannot be accessed while the module is in standby mode.

14. When V<sub>SB</sub> is more than 0.3 V greater than V<sub>DD</sub>, current flows between the V<sub>STBY</sub> and V<sub>DD</sub> pins, which causes standby current to increase toward the maximum transient condition specification. System noise on the  $V_{DD}$  and  $V_{STBY}$  pin can contribute to this condition.

15. Power dissipation measured at specified system clock frequency, all modules active. Power dissipation can be calculated using the expression:

 $P_D = Maximum V_{DD} (I_{DD} + I_{DDSYN} + I_{SB}) + Maximum V_{DDA} (I_{DDA})$ 

I<sub>DD</sub> includes supply currents for all device modules powered by V<sub>DDE</sub> and V<sub>DDI</sub> pins.

16. Input-Only Pins: EXTAL, TSC, BKPT/DSCLK, PAI, PCLK, RXD

Output-Only Pins: CSBOOT, BG/CS1, CLKOUT, FREEZE/QUOT, DS0/IPIPE0, PWMA, PWMB Input/Output Pins:

Group 1: Port GP[7:0] — IC4/OC5/OC1, IC[3:1], OC[4:1]/OC1 DATA[15:0], DSI/IPIPE1

Group 2: Port C[6:0] — ADDR[22:19]/CS[9:6], FC[2:0]/CS[5:3]

Port E[7:0] — SIZ[1:0], AS, DS, AVEC, DSACK[1:0] Port F[7:0] — IRQ[7:1], MODCLK

Port QS[7:3] — TXD, PCS[3:1], PCS0/SS, ADDR23/CS10/ECLK ADDR[18:0], R/W, BERR, BR/CS0, BGACK/CS2

Group 3: HALT, RESET

Group 4: MISO, MOSI, SCK

# Table A–6 AC Timing

Num	Characteristic	Symbol	Min	Max	Unit
F1	Frequency of Operation <sup>2</sup> MC68HC16Z1 MC68HC16Z2	f	4 (f <sub>ref</sub> ) 4 (f <sub>ref</sub> )/128	20.97 20.97	MHz
1	Clock Period	t <sub>cyc</sub>	47.7	—	ns
1A	ECLK Period	t <sub>Ecyc</sub>	381	_	ns
1B	External Clock Input Period <sup>3</sup>	t <sub>Xcyc</sub>	47.7		ns
2, 3	Clock Pulse Width	t <sub>CW</sub>	18.8	_	ns
2A, 3A	ECLK Pulse Width	tECW	183	_	ns
2B, 3B	External Clock Input High/Low Time <sup>3</sup>	<sup>t</sup> XCHL	23.8	_	ns
4, 5	CLKOUT Rise and Fall Time	<sup>t</sup> Crf	_	5	ns
4A, 5A	Rise and Fall Time (All Outputs except CLKOUT)	t <sub>rf</sub>	_	8	ns
4B, 5B	External Clock Input Rise and Fall Time <sup>4</sup>	t <sub>XCrf</sub>		5	ns
6	Clock High to ADDR, FC, SIZE Valid	<sup>t</sup> CHAV	0	23	ns
7	Clock High to ADDR, Data, FC, SIZE, High Impedance	t <sub>CHAZx</sub>	0	47	ns
8	Clock High to ADDR, FC, SIZE, Invalid	<sup>t</sup> CHAZn	0		ns
9	Clock Low to AS, DS, CS Asserted	t <sub>CLSA</sub>	0	23	ns
9A	$\overline{\text{AS}}$ to $\overline{\text{DS}}$ or $\overline{\text{CS}}$ Asserted (Read) <sup>5</sup>	t <sub>STSA</sub>	-10	10	ns
11	ADDR, FC, SIZE Valid to $\overline{AS}$ , $\overline{CS}$ , (and $\overline{DS}$ Read) Asserted	t <sub>AVSA</sub>	10	_	ns
12	Clock Low to AS, DS, CS Negated	<sup>t</sup> CLSN	2	23	ns
13	AS, DS, CS Negated to ADDR, FC SIZE Invalid (Address Hold)	t <sub>SNAI</sub>	10	_	ns
14	$\overline{\text{AS}}$ , $\overline{\text{CS}}$ (and $\overline{\text{DS}}$ Read) Width Asserted	t <sub>SWA</sub>	80		ns
14A	DS, CS Width Asserted (Write)	t <sub>SWAW</sub>	36	_	ns
14B	$\overline{\text{AS}}$ , $\overline{\text{CS}}$ (and $\overline{\text{DS}}$ Read) Width Asserted (Fast Cycle)	tSWDW	32	_	ns
15	AS, DS, CS Width Negated <sup>6</sup>	t <sub>SN</sub>	32	_	ns
16	Clock High to $\overline{AS}$ , $\overline{DS}$ , R/W High Impedance	t <sub>CHSZ</sub>	_	47	ns
17	$\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Negated to R/W High	t <sub>SNRN</sub>	10		ns
18	Clock High to R/W High	<sup>t</sup> CHRH	0	23	ns
20	Clock High to R/W Low	<sup>t</sup> CHRL	0	23	ns
21	R/W High to AS, CS Asserted	t <sub>RAAA</sub>	10	_	ns
22	$R/\overline{W}$ Low to $\overline{DS}$ , $\overline{CS}$ Asserted (Write)	t <sub>RASA</sub>	54	_	ns
23	Clock High to Data Out Valid	<sup>t</sup> CHDO		23	ns
24	Data Out Valid to Negating Edge of $\overline{AS}$ , $\overline{CS}$ (Fast Write Cycle)	t <sub>DVASN</sub>	10		ns
25	DS, CS Negated to Data Out Invalid (Data Out Hold)	tSNDOI	10		ns
26	Data Out Valid to DS, CS Asserted (Write)	t <sub>DVSA</sub>	10	_	ns

# Table A–6 AC Timing (Continued)

Num	Characteristic	Symbol	Min	Max	Unit
27	Data In Valid to Clock Low (Data Setup)	<sup>t</sup> DICL	5	_	ns
27A	Late BERR, HALT Asserted to Clock Low (Setup Time)	t <sub>BELCL</sub>	15	_	ns
28	AS, DS Negated to DSACK[1:0], BERR, HALT, AVEC Negated	<sup>t</sup> SNDN	0	60	ns
29	$\overline{\text{DS}}$ , $\overline{\text{CS}}$ Negated to Data In Invalid (Data In Hold) <sup>7</sup>	t <sub>SNDI</sub>	0	_	ns
29A	DS, CS Negated to Data In High Impedance <sup>7, 8</sup>	t <sub>SHDI</sub>	_	48	ns
30	CLKOUT Low to Data In Invalid (Fast Cycle Hold) <sup>7</sup>	<sup>t</sup> CLDI	10	_	ns
30A	CLKOUT Low to Data In High Impedance <sup>7</sup>	<sup>t</sup> CLDH	_	72	ns
31	DSACK[1:0] Asserted to Data In Valid <sup>9</sup>	t <sub>DADI</sub>	_	46	ns
33	Clock Low to BG Asserted/Negated	<sup>t</sup> CLBAN	_	23	ns
35	BR Asserted to BG Asserted <sup>10</sup>	<sup>t</sup> BRAGA	1	—	t <sub>cyc</sub>
37	BGACK Asserted to BG Negated	tGAGN	1	2	t <sub>cyc</sub>
39	BG Width Negated	t <sub>GH</sub>	2	_	t <sub>cyc</sub>
39A	BG Width Asserted	t <sub>GA</sub>	1	_	t <sub>cyc</sub>
46	R/W Width Asserted (Write or Read)	t <sub>RWA</sub>	115	_	ns
46A	R/W Width Asserted (Fast Write or Read Cycle)	t <sub>RWAS</sub>	70	_	ns
47A	Asynchronous Input Setup Time BR, BGACK, DSACK[1:0], BERR, AVEC, HALT	t <sub>AIST</sub>	5	_	ns
47B	Asynchronous Input Hold Time	t <sub>AIHT</sub>	12	_	ns
48	DSACK[1:0] Asserted to BERR, HALT Asserted <sup>11</sup>	t <sub>DABA</sub>		30	ns
53	Data Out Hold from Clock High	t <sub>DOCH</sub>	0	_	ns
54	Clock High to Data Out High Impedance	<sup>t</sup> CHDH		23	ns
55	R/W Asserted to Data Bus Impedance Change	<sup>t</sup> RADC	32	_	ns
70	Clock Low to Data Bus Driven (Show Cycle)	<sup>t</sup> SCLDD	0	23	ns
71	Data Setup Time to Clock Low (Show Cycle)	tSCLDS	10	_	ns
72	Data Hold from Clock Low (Show Cycle)	<sup>t</sup> SCLDH	10	_	ns
73	BKPT Input Setup Time	t <sub>BKST</sub>	10	_	ns
74	BKPT Input Hold Time	<sup>t</sup> вкнт	10	_	ns
75	Mode Select Setup Time (DATA[15:0], MODCLK, BKPT)	t <sub>MSS</sub>	20	—	t <sub>cyc</sub>
76	Mode Select Hold Time (DATA[15:0], MODCLK, BKPT)	<sup>t</sup> MSH	0	—	ns
77	RESET Assertion Time <sup>12</sup>	t <sub>RSTA</sub>	4	—	t <sub>cyc</sub>
78	RESET Rise Time <sup>13,14</sup>	<sup>t</sup> RSTR	_	10	t <sub>cyc</sub>

(V\_{DD} and V\_{DDSYN} = 5.0 Vdc  $\pm$  5%, V\_{SS} = 0 Vdc, T\_A = T\_L to T\_H)^1

# Table A–6 AC Timing (Continued)

Num	Characteristic	Symbol	Min	Мах	Unit
100	CLKOUT High to Phase 1 Asserted <sup>15</sup>	<sup>t</sup> CHP1A	3	40	ns
101	CLKOUT High to Phase 2 Asserted <sup>15</sup>	<sup>t</sup> CHP2A	3	40	ns
102	Phase 1 Valid to $\overline{AS}$ or $\overline{DS}$ Asserted <sup>15</sup>	<sup>t</sup> P1VSA	10	_	ns
103	Phase 2 Valid to $\overline{AS}$ or $\overline{DS}$ Asserted <sup>15</sup>	t <sub>P2VSN</sub>	10	_	ns
104	$\overline{\text{AS}}$ or $\overline{\text{DS}}$ Valid to Phase 1 Negated <sup>15</sup>	<sup>t</sup> SAP1N	10	_	ns
105	AS or DS Negated to Phase 2 Negated <sup>15</sup>	t <sub>SNP2N</sub>	10	_	ns

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$ 

NOTES:

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.

2. The base configuration of the MC68HC16Z1 requires a 32.768 kHz crystal reference, and the base configuration of the M68HC16Z2 requires a 4.194 MHz crystal reference. Both devices can be ordered with either crystal reference as a mask option.

3. When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum allowable t<sub>XCVC</sub> period is reduced when the duty cycle of the external clock varies. The relationship between external clock input duty cycle and minimum t<sub>Xcvc</sub> is expressed:


Minimum  $t_{XCVC}$  period = minimum  $t_{XCHL}$  / (50% – external clock input duty cycle tolerance).

- 4. Parameters for an external clock signal applied while the internal PLL is disabled (MODCLK pin held low during reset). Does not pertain to an external reference applied while the PLL is enabled (MODCLK pin held high during reset). When the PLL is enabled, the clock synthesizer detects successive transitions of the reference signal. If transitions occur within the correct clock period, rise/fall times and duty cycle are not critical.
- 5. Specification 9A is the worst-case skew between AS and DS or CS. The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause AS and DS to fall outside the limits shown in specification 9.
- 6. If multiple chip selects are used,  $\overline{CS}$  width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The CS width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
- 7. Hold times are specified with respect to DS or CS on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
- 8. Maximum value is equal to (t<sub>cvc</sub> / 2) + 25 ns.
- 9. If the asynchronous setup time (specification 47A) requirements are satisfied, the DSACK[1:0] low to data setup time (specification 31) and DSACK[1:0] low to BERR low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle. BERR must satisfy only the late BERR low to clock low setup time (specification 27A) for the following clock cycle.

10. To ensure coherency during every operand transfer, BG is not asserted in response to BR until after all cycles of the current operand transfer are complete.


- 11. In the absence of DSACK[1:0], BERR is an asynchronous input using the asynchronous setup time (specification 47A).
- 12. After external RESET negation is detected, a short transition period (approximately 2) t<sub>CVC</sub> elapses, then the SIM drives RESET low for 512 t<sub>cvc</sub>.
- 13. External assertion of the RESET input can overlap internally-generated resets. To insure that an external reset is recognized in all cases, RESET must be asserted for at least 590 CLKOUT cycles.
- 14. External logic must pull RESET high during this period in order for normal MCU operation to begin.
- 15. Eight pipeline states are multiplexed into IPIPE[1:0]. The multiplexed signals have two phases.

16.Address access time =  $(2.5 + WS) t_{CYC} - t_{CHAV} - t_{DICL}$ Chip select access time =  $(2 + WS) t_{CYC} - t_{CLSA} - t_{DICL}$ Where: WS = number of wait states. When fast termination is used (2 clock bus) WS = -1.



16 CLKOUT TIM


Figure A–1 CLKOUT Output Timing Diagram



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70%  $V_{DD}.$  PULSE WIDTH SHOWN WITH RESPECT TO 50%  $V_{DD}.$ 

16 EXT CLK INPUT TIM


# Figure A–2 External Clock Input Timing Diagram



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% VDD.


16 ECLK OUTPUT TIM

# Figure A–3 ECLK Output Timing Diagram




16 RD CYC TIM

Figure A–4 Read Cycle Timing Diagram




16 WR CYC TIM

Figure A–5 Write Cycle Timing Diagram



16 FAST RD CYC TIM

Figure A–6 Fast Termination Read Cycle Timing Diagram



16 FAST WR CYC TIM

Figure A–7 Fast Termination Write Cycle Timing Diagram






Figure A–8 Bus Arbitration Timing Diagram — Active Bus Case



16 BUS ARB TIM IDLE

Figure A–9 Bus Arbitration Timing Diagram — Idle Bus Case




#### NOTE:

Show cycles can stretch during clock phase S42 when bus accesses take longer than two cycles due to IMB module wait-state insertion.


# Figure A–10 Show Cycle Timing Diagram

16 SHW CYC TIM



16 CHIP SEL TIM

Figure A–11 Chip-Select Timing Diagram







## Table A–7 Background Debugging Mode Timing

(V<sub>DD</sub> and V<sub>DDSYN</sub> = 5.0 Vdc  $\pm$  5%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
B0	DSI Input Setup Time	<sup>t</sup> DSISU	15		ns


# Table A–7 Background Debugging Mode Timing

Num	Characteristic	Symbol	Min	Max	Unit
B1	DSI Input Hold Time	t <sub>DSIH</sub>	10	—	ns
B2	DSCLK Setup Time	t <sub>DSCSU</sub>	15	—	ns
B3	DSCLK Hold Time	<sup>t</sup> DSCH	10	—	ns
B4	DSO Delay Time	t <sub>DSOD</sub>	_	25	ns
B5	DSCLK Cycle Time	t <sub>DSCCYC</sub>	2	—	t <sub>cyc</sub>
B6	CLKOUT Low to FREEZE Asserted/Negated	t <sub>FRZAN</sub>	_	50	ns
B7	CLKOUT High to IPIPE1 High Impedance	t <sub>IPZ</sub>	_	50	ns
B8	CLKOUT High to IPIPE1 Valid	t <sub>IP</sub>	-	50	ns
B9	DSCLK Low Time	t <sub>DSCLO</sub>	1	—	t <sub>cyc</sub>
B10	IPIPE1 High Impedance to FREEZE Asserted	t <sub>IPFA</sub>	TBD	—	t <sub>cyc</sub>
B11	FREEZE Negated to IPIPE[0:1] Active	t <sub>FRIP</sub>	TBD	—	t <sub>cyc</sub>

(V<sub>DD</sub> and V<sub>DDSYN</sub> = 5.0 Vdc  $\pm$  5%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)<sup>1</sup>


NOTES:

1. All AC timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub> levels unless otherwise noted.



16 BDM SER COM TIM

Figure A–13 BDM Serial Communication Timing Diagram



16 BDM FRZ TIM

Figure A–14 BDM Freeze Assertion Timing Diagram

# Table A-8 ECLK Bus Timing

Num	Characteristic	Symbol	Min	Max	Unit
E1	ECLK Low to Address Valid <sup>2</sup>	t <sub>EAD</sub>	_	48	ns
E2	ECLK Low to Address Hold	tEAH	10		ns
E3	ECLK Low to $\overline{CS}$ Valid ( $\overline{CS}$ Delay)	tECSD	_	120	ns
E4	ECLK Low to CS Hold	tECSH	10	—	ns
E5	CS Negated Width	tECSN	25	_	ns
E6	Read Data Setup Time	tEDSR	25	—	ns
E7	Read Data Hold Time	tEDHR	5	—	ns
E8	ECLK Low to Data High Impedance	tEDHZ	_	48	ns
E9	CS Negated to Data Hold (Read)	tECDH	0	—	ns
E10	CS Negated to Data High Impedance	tECDZ	_	1	t <sub>cyc</sub>
E11	ECLK Low to Data Valid (Write)	tEDDW	_	2	t <sub>cyc</sub>
E12	ECLK Low to Data Hold (Write)	tEDHW	10	_	ns
E13	Address Access Time (Read) <sup>3</sup>	tEACC	308	_	ns
E14	Chip-Select Access Time (Read) <sup>4</sup>	tEACS	236	_	ns
E15	Address Setup Time	tEAS	1/2		t <sub>cyc</sub>


(V\_{DD} and V\_{DDSYN} = 5.0 Vdc  $\pm$  5%, V\_{SS} = 0 Vdc, T\_A = T\_L to T\_H)^1

NOTES:

All AC timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub> levels unless otherwise noted.
 When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.

3. Address access time =  $t_{Ecyc} - t_{EAD} - t_{EDSR}$ .

4. Chip select access time =  $t_{Ecyc} - t_{ECSD} - t_{EDSR}$ .






# Table A–9 QSPI Timing

$(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vol}$	$dc \pm 5\%$ , $V_{SS} = 0$ Vdc, $$	$T_{\Delta} = T_{I}$ to $T_{\mu}$	, 200 pF load on all QSPI pins) <sup>1</sup>
י עט עט אוזפעט	1 33 1	A L H	


Num	Function	Symbol	Min	Max	Unit
1	Operating Frequency Master Slave	f <sub>op</sub>	DC DC	1/4 1/4	f <sub>sys</sub> f <sub>sys</sub>
2	Cycle Time Master Slave	t <sub>qcyc</sub>	4 4	510 —	t <sub>cyc</sub> t <sub>cyc</sub>
3	Enable Lead Time Master Slave	t <sub>lead</sub>	2 2	128	t <sub>cyc</sub> t <sub>cyc</sub>
4	Enable Lag Time Master Slave	t <sub>lag</sub>	2	1/2	SCK t <sub>cyc</sub>
5	Clock (SCK) High or Low Time Master Slave <sup>2</sup>	t <sub>sw</sub>	2 t <sub>cyc</sub> – 60 2 t <sub>cyc</sub> – n	255 t <sub>cyc</sub>	ns ns
6	Sequential Transfer Delay Master Slave (Does Not Require Deselect)	t <sub>td</sub>	17 13	8192 —	t <sub>cyc</sub> t <sub>cyc</sub>
7	Data Setup Time (Inputs) Master Slave	t <sub>su</sub>	30 20		ns ns
8	Data Hold Time (Inputs) Master Slave	t <sub>hi</sub>	0 20		ns ns
9	Slave Access Time	t <sub>a</sub>		1	t <sub>cyc</sub>
10	Slave MISO Disable Time	t <sub>dis</sub>		2	t <sub>cyc</sub>
11	Data Valid (after SCK Edge) Master Slave	t <sub>v</sub>		50 50	ns ns
12	Data Hold Time (Outputs) Master Slave	t <sub>ho</sub>	0 0		ns ns
13	Rise Time Input Output	t <sub>ri</sub> t <sub>ro</sub>		2 30	μs ns
14	Fall Time Input Output	t <sub>fi</sub> t <sub>fo</sub>		2 30	μs ns

NOTES: 1. All AC timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub> levels unless otherwise noted. 2. For high time, n = External SCK rise time; for low time, n = External SCK fall time.




16 QSPI MAST CPHA0

Figure A–16 QSPI Timing — Master, CPHA = 0




16 QSPI MAST CPHA1

Figure A–17 QSPI Timing — Master, CPHA = 1



16 QSPI SLV CPHA0

Figure A–18 QSPI Timing — Slave, CPHA = 0



16 QSPI SLV CPHA1

Figure A–19 QSPI Timing — Slave, CPHA = 1

Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply	V <sub>DDA</sub>	-0.3	6.5	V
2	Internal Digital Supply, with reference to $V_{SSI}$	V <sub>DDI</sub>	-0.3	6.5	V
3	Reference Supply, with reference to V <sub>SSI</sub>	V <sub>RH</sub> , V <sub>RL</sub>	-0.3	6.5	V
4	V <sub>SS</sub> Differential Voltage	V <sub>SSI</sub> -V <sub>SSA</sub>	-0.1	0.1	V
5	V <sub>DD</sub> Differential Voltage	V <sub>DDI</sub> -V <sub>DDA</sub>	-6.5	6.5	V
6	V <sub>REF</sub> Differential Voltage	V <sub>RH</sub> –V <sub>RL</sub>	-6.5	6.5	V
7	V <sub>RH</sub> to V <sub>DDA</sub> Differential Voltage	V <sub>RH</sub> -V <sub>DDA</sub>	-6.5	6.5	V
8	V <sub>RL</sub> to V <sub>SSA</sub> Differential Voltage	V <sub>RL</sub> -V <sub>SSA</sub>	-6.5	6.5	V
9	Disruptive Input Current <sup>1,2,3,4,5,6,7</sup> $V_{NEGCLAMP} \cong -0.3 V$ $V_{POSCLAMP} \cong 8 V$	I <sub>NA</sub>	-500	500	μΑ
10	Positive Overvoltage Current Coupling Ratio <sup>1,5,6,8</sup>	K <sub>P</sub>	2000		—
11	Negative Overvoltage Current Coupling Ratio <sup>1,5,6,8</sup>	K <sub>N</sub>	500		—
12	Maximum Input Current <sup>3,4,6</sup> $V_{NEGCLAMP} \cong -0.3 V$ $V_{POSCLAMP} \cong 8 V$	I <sub>MA</sub>	-25	25	mA

#### Table A–10 ADC Maximum Ratings

NOTES:

- 1. Below disruptive current conditions, a stressed channel will store the maximum conversion value for analog inputs greater than  $V_{RH}$  and the minimum conversion value for inputs less than  $V_{RL}$ . This assumes that  $V_{RH} \leq V_{DDA}$  and  $V_{RL} \geq V_{SSA}$  due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions
- 2. Input signals with large slew rates or high frequency noise components cannot be converted accurately. These signals also interfere with conversion of other channels.
- 3. Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- 4. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using positive and negative clamp values, then use the larger of the calculated values.
- 5. This parameter is periodically sampled rather than 100% tested.
- 6. Applies to single pin only.
- 7. The values of external system components can change the maximum input current value, and affect operation. A voltage drop may occur across the external source impedances of the adjacent pins, impacting conversions on these adjacent pins. The actual maximum may need to be determined by testing the complete design.
- 8. Current coupling is the ratio of the current induced from overvoltage (positive or negative, through an external series coupling resistor), divided by the current induced on adjacent pins. A voltage drop may occur across the external source impedances of the adjacent pins, impacting conversions on these adjacent pins

## Table A–11 ADC DC Electrical Characteristics (Operating)

 $(V_{SS} = 0 \text{ Vdc}, \text{ ADCLK} = 2.1 \text{ MHz}, T_A = T_L \text{ to } T_H)$ 

Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply <sup>1</sup>	V <sub>DDA</sub>	4.5	5.5	V
2	Internal Digital Supply <sup>1</sup>	V <sub>DDI</sub>	4.5	5.5	V
3	V <sub>SS</sub> Differential Voltage	V <sub>SSI –</sub> V <sub>SSA</sub>	- 1.0	1.0	mV
4	V <sub>DD</sub> Differential Voltage	V <sub>DDI –</sub> V <sub>DDA</sub>	- 1.0	1.0	V
5	Reference Voltage Low <sup>2,3</sup>	V <sub>RL</sub>	V <sub>SSA</sub>	V <sub>DDA</sub> / 2	V
6	Reference Voltage High <sup>2,3</sup>	V <sub>RH</sub>	V <sub>DDA</sub> / 2	V <sub>DDA</sub>	V
7	V <sub>REF</sub> Differential Voltage <sup>3</sup>	V <sub>RH –</sub> V <sub>RL</sub>	4.5	5.5	V
8	Input Voltage <sup>2</sup>	VINDC	V <sub>SSA</sub>	V <sub>DDA</sub>	V
9	Input High, Port ADA	VIH	0.7 (V <sub>DDA</sub> )	V <sub>DDA</sub> + 0.3	V
10	Input Low, Port ADA	VIL	V <sub>SSA -</sub> 0.3	0.2 (V <sub>DDA</sub> )	V
11	Analog Supply Current Normal Operation <sup>4</sup> Low-power stop	I <sub>DDA</sub>		1.0 200	mA μA
12	Reference Supply Current	I <sub>REF</sub>	_	250	μA
13	Input Current, Off Channel <sup>5</sup>	IOFF	_	150	nA
14	Total Input Capacitance, Not Sampling	C <sub>INN</sub>	_	10	pF
15	Total Input Capacitance, Sampling	C <sub>INS</sub>	_	15	pF

NOTES:

1. Refers to operation over full temperature and frequency range.

2. To obtain full-scale, full-range results,  $V_{SSA} \le V_{RL} \le V_{INDC} \le V_{RH} \le V_{DDA}$ . 3. Accuracy tested and guaranteed at  $V_{RH} - V_{RL} = 5.0 V \pm 5\%$ . 4. Current measured at maximum system clock frequency with ADC active.

5. Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each 10°C decrease from maximum temperature.

# Table A–12 ADC AC Characteristics (Operating)

Num	Parameter	Symbol	Min	Max	Unit
1	ADC Clock Frequency	<sup>f</sup> ADCLK	0.5	2.1	MHz
	8-bit Conversion Time <sup>1</sup>				
2	f <sub>ADCLK</sub> = 1.0 MHz	<sup>t</sup> CONV	15.2	_	μs
	f <sub>ADCLK</sub> = 2.1 MHz		7.6		
	10-bit Conversion Time <sup>1</sup>				
3	f <sub>ADCLK</sub> = 1.0 MHz	<sup>t</sup> CONV	17.1	_	μs
	f <sub>ADCLK</sub> = 2.1 MHz		8.6		
4	Stop Recovery Time	t <sub>SR</sub>	—	10	μs

( $V_{DD}$  and  $V_{DDA}$  = 5.0 Vdc ± 5%,  $V_{SS}$  = 0 Vdc,  $T_A$  within operating temperature range)

NOTES:

1. Conversion accuracy varies with fADCLK rate. Reduced conversion accuracy occurs at maximum.

#### Table A–13 ADC Conversion Characteristics (Operating)

(V\_{DD} and V\_{DDA} = 5.0 Vdc  $\pm$  5%, V\_{SS} = 0 Vdc, T\_A = T\_L to T\_H,

0.5 MHz  $\leq f_{ADCLK} \leq 1.0$  MHz, 2 clock input sample time)

Num	Parameter	Symbol	Min	Typical	Max	Unit
1	8-bit Resolution <sup>1</sup>	1 Count	_	20	—	mV
2	8-bit Differential Nonlinearity	DNL	-0.5	_	0.5	Counts
3	8-bit Integral Nonlinearity	INL	-1	_	1	Counts
4	8-bit Absolute Error <sup>2</sup>	AE	-1	_	1	Counts
5	10-bit Resolution <sup>1</sup>	1 Count	_	5	—	mV
6	10-bit Differential Nonlinearity <sup>3</sup>	DNL	-0.5	_	0.5	Counts
7	10-bit Integral Nonlinearity <sup>3</sup>	INL	-2.0	_	2.0	Counts
8	10-bit Absolute Error <sup>3,4</sup>	AE	-2.5	—	2.5	Counts
9	Source Impedance at Input <sup>5</sup>	R <sub>S</sub>	—	20	—	kΩ

NOTES:

1. At  $V_{RH} - V_{RL} = 5.12$  V, one 10-bit count = 5 mV and one 8-bit count = 20 mV.

8-bit absolute error of 1 count (20 mV) includes 1/2 count (10 mV) inherent quantization error and 1/2 count (10 mV) circuit (differential, integral, and offset) error.

Conversion accuracy varies with f<sub>ADCLK</sub> rate. Reduced conversion accuracy occurs at maximum f<sub>AD-CLK</sub>. Assumes that minimum sample time (2 ADC Clocks) is selected.


4. 10-bit absolute error of 2.5 counts (12.5 mV) includes 1/2 count (2.5 mV) inherent quantization error and 2 counts (10 mV) circuit (differential, integral, and offset) error.

5. Maximum source impedance is application-dependent. Error resulting from pin leakage depends on junction leakage into the pin and on leakage due to charge-sharing with internal capacitance. Error from junction leakage is a function of external source impedance and input leakage current. Ex-

pected error in result value due to junction leakage is expressed in voltage (V<sub>ERRJ</sub>):

where  $I_{\mbox{\scriptsize OFF}}$  is a function of operating temperature, as shown in Table A–11.

Charge-sharing leakage is a function of input source impedance, conversion rate, change in voltage between successive conversions, and the size of the decoupling capacitor used. Error levels are best determined empirically. In general, continuous conversion of the same channel may not be compatible with high source impedance.



## Figure A–21 10-Bit ADC Conversion Accuracy

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. W *moronola* is a registered trademark of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315 HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

