

MPC505 Interrupts

by Steve Mihalik

The MPC 505 interrupt controller receives interrupt requests from multiple interrupt sources and generates a single interrupt signal to the RCPU, as shown in **Figure 1**. This application note describes the function of the interrupt controller and related interrupt registers, and also provides example initialization and handler routines.




Figure 1 MPC505 Interrupt Structure Block Diagram

INTERRUPT BASICS

The PowerPC™ architecture uses unique vector offsets for “exceptions” from normal processing. When an exception occurs, a hardware context switch takes place and processing branches to the appropriate exception vector address. The address is the sum of the vector offset plus a physical base address of either 0x0000 0000 or 0xFFFF0 0000 as determined by the IP bit in the Machine Status Register (MSR). In this note, use of the 0x0000 0000 base address is assumed. **Table 1** shows types of exceptions and associated vectors.



Table 1 Exceptions and Vectors

Exception Type	Vector Offset
Reserved	0x00000
System reset	0x00100
Machine check	0x00200
Reserved	0x00300
Reserved	0x00400
Interrupts	0x00500
Alignment	0x00600
etc.	etc.

There is a difference in terminology between Motorola and IBM PowerPC literature. Motorola uses the term *exception* to mean any event which causes the processor to transfer control to one of the vector address in the range 0xxx0 0000 to 0xxx0 3FFF, as well as to mean the action taken by the processor in response to such an event. The term *interrupt* is used by Motorola to refer to events and the corresponding processor response which are associated with offset 0x00500.

IBM uses the term *exception* to refer to the event and the term *interrupt* to refer to the action taken by the processor in response to any exception, independent of the vector address. Thus, IBM literature describes floating point overflow as a floating point exception, which causes the processor to take a floating point interrupt. The specific interrupt with the vector offset of 0x0500 is called the *external interrupt* to distinguish it from other interrupts.

In Motorola terminology, interrupts are one type of exception, and all interrupts share vector offset 0x00500. Interrupt "sources" originate interrupt service requests. These sources include the external interrupt pins (IRQ0_L through IRQ6_L), the Periodic Interrupt Timer (PIT) and on-chip peripheral residing on the Inter Module Bus. Each source is identified by a "level". Some interrupt sources, specifically the IRQ3_L through IRQ6_L pins, have fixed levels. Other levels can be assigned by the system designer. **Table 2** is a summary of interrupt sources and levels.

Table 2 Sources Versus Levels

Source	Level
External Pins:	
IRQ0_L	Assignable between 0:31
IRQ1_L	Assignable between 0:31
IRQ2_L	Assignable between 0:31
IRQ3_L	6
IRQ4_L	8
IRQ5_L	10
IRQ6_L	12
Internal:	
PIT	Assignable between 0:31
IMB Peripheral	(Future)

When an interrupt occurs, its corresponding level is set in the 32-bit Interrupt Request Pending (IRQPEND) register. Each bit represents one level, hence up to 32 levels (or sources) are possible. This allows for future expansion of interrupt sources in the MPC505.

Enabling and Configuring Individual Interrupts

Individual interrupt levels are enabled and disabled by the 32-bit IRQENABLE register. Setting a bit enables a source of the corresponding level to cause an actual interrupt; clearing a bit disables the corresponding level. For instance, to enable interrupt level 3 and disable all other levels, set bit 3 of IRQENABLE to 1 and clear all other bits to 0.

IRQENABLE

0	1	2	3	4	...	31
0	0	0	1	0	...	0

External interrupt pins can be configured for either edge or level sensitivity. An interrupt pin that is not needed for interrupt function can be configured for general -purpose input or output.

Interrupt Identification

When an interrupt occurs, software reads the IRQAND register to find out which enabled interrupt caused the exception. The IRQAND register is simply the logical AND of the IRQPEND register (which indicates which levels are pending) with the IRQENABLE register (which indicates which levels are enabled).

$$\text{IRQAND} = \text{IRQPEND} \cdot \text{IRQENABLE}$$

Priorities

If two interrupts occur at the same time, a priority scheme is needed to determine which one to handle first. MPC505 interrupt priorities are not determined by hardware, but rather by the way software responds to an interrupt. An easy and efficient way to handle priorities is to assign levels in order of priority, using level 0 for the highest priority and level 31 for the lowest priority. The instruction “count leading zeroes in a word” (cntlzw) can be used to quickly identify the first bit set, i.e., the highest priority interrupt.

More general priority schemes can be implemented by means of a set of bitmasks to be ANDed with the IRQAND register. The first mask used has a 1 in the bit position corresponding to each level in the highest priority set, and so on. Such schemes allow multiple interrupts at the same priority, and also allow the implementation of dynamic priorities by changing the masks.

INITIALIZATION EXAMPLE

Table 3 shows steps used to initialize interrupts during a reset routine. Keep in mind that after reset, most processor resources like the floating point unit, interrupts, etc. are disabled.

Table 3 Interrupt Initialization

Step	Action	Registers Used
1	Configure IRQ Pins as Interrupts & Assign Sensitivity	PQPAR
2	Assign Interrupt Levels	PITQIL
3	Initialize PIT	PIT
4	Enable Individual Interrupts	IRQENABLE
5	Enable External Interrupts	EIE

1. Configure IRQ Pins as Interrupts and Assign Sensitivity

The IRQ pins can be used to make interrupt service requests or for general purpose input/output. Pin use is determined by the Port Q Pin Assignment Register (PQPAR). PQPAR contains two 2-bit configuration fields for each pin.

The Port Q Pin Assignment (PQPA) field determines whether a pin is used for general-purpose input, for general purpose output, for interrupt requests to the RCPUR, or for interrupt requests to the interrupt controller.

The Port Q Edge (PQEDGE) field determines whether an interrupt pin is level-sensitive, falling-edge sensitive, rising-edge sensitive, or rising-and-falling edge sensitive

Pins that are configured for interrupt requests to the RCPUR bypass the interrupt controller completely, and cannot be assigned an interrupt level or individually enabled and disabled. It is assumed that most users will configure pins for interrupt requests to the interrupt controller.

2. Assign Interrupt Levels

In this example the assignable levels are also used as priorities. The PIT/Port Q Interrupt Levels (PITQIL) register is used to set up the levels. Five bits per interrupt are used to assign a level between 0 and 31 for the PIT and pins IRQ0_L, IRQ1_L, and IRQ2_L.

3. Initialize PIT

An initial 16-bit PIT value is loaded into the Periodic Interrupt Timer (PIT) register. When the PIT is enabled, the register is automatically decremented, and an interrupt service request is made each time the count passes through zero. The initial value is automatically reloaded into the register after each PIT time-out.

The Periodic Interrupt Control and Select Register (PICSR) controls the PIT. Bits and fields in PICSR perform the following functions:

- Select PIT clock frequency
- Define the 16-bit count value for the PIT
- Enable the PIT counter
- Enable the PIT interrupt
- Indicate PIT status (report whether a PIT interrupt request has been asserted)

4. Enable Individual Interrupts

Load the IRQENABLE register with a value to enable the desired interrupt levels. A level is enabled by setting the corresponding bit to 1 or disabled by clearing the corresponding bit to 0. For example, setting bit 2 of IRQENABLE enables interrupt level 2.

5. Enable External Interrupts

Following reset, all interrupts and other exceptions are disabled. To enable interrupts, the External Enable (EE) bit in the Machine State Register (MSR) must be set. The Recoverable Interrupt (RI) bit must also be set. This topic is discussed in subsequent sections. Both the EE and RI bits can quickly be set by using one of the Special Purpose Registers (SPR) called the External Interrupt Enable (EIE). The only purpose of the EIE is to efficiently set the EE and RI bits, which is accomplished by loading any value to it.

In the PowerPC architecture, an SPR must be loaded from a General Purpose Register using the move to SPR instruction. Any GPR can be used as a source. The following code enables interrupts and sets RI:

```
mstpr      EIE, gpr0
```

EXCEPTION CONTEXT SWITCH

After an interrupt or any other exception is recognized, the hardware automatically performs a context switch, which includes the following:

1. Saves the current state of the machine:
 - The address of the next instruction is saved in register SRR0
 - The MSR value is saved in register SRR1
2. Changes the MSR:
 - Disables further interrupts by clears the EE bit
 - Sets the privilege level to supervisor but clearing the PR bit
 - Clears the RI bit to indicate the interrupt may not be able to recover if another exception immediately follows.
3. Branches to the interrupt exception vector

KEY HANDLER ISSUES

Where to Store Local Data For Handler

Interrupt handlers require at least enough data storage to preserve the previous state of the machine. Typically storage is allocated on the stack. Special purpose registers SPRG0:3 can also be used for storage, but the registers provide only four words of storage, and using them prevents nesting of exceptions. Since this method makes interrupt handler non-reentrant, it can only be used for the highest priority interrupt.

Assuming the stack is used for storage, care must be taken to ensure there is enough room on the stack for a worst case of nested exceptions. All stack manipulation code must also be carefully designed to ensure that an interrupt during a stack operation does not cause problems. Some programs use separate stacks for interrupt and non-interrupt code.

How Long Interrupts Are Disabled

As long as interrupts are disabled (EE bit reset in the MSR), additional interrupts are not recognized. To minimize latency of the next interrupt, the interrupt handler should be as short as possible (unless the handler routines check for higher priority interrupts during its processing).

Non-maskable Exceptions During Interrupt Handler Routines

When an exception occurs, hardware automatically saves the state of the machine in registers SRR0 and SRR1. When another exception occurs, the contents of SRR0 and SRR1 are overwritten. If the machine state of an exception is lost, the program cannot recover.

Interrupts can be masked, but most exceptions are non-maskable. To minimize the risk of being unable to recover from nested exceptions, take these precautions when writing interrupt or other exception handlers.

1. Save registers that can be altered by non-maskable exceptions early in the handler, preferably in the prologue. These registers include SRR0 and SRR1, and in certain exceptions the DAR and DSISR registers.
2. Once these registers are saved, set the Recoverable Interrupt (RI) bit in the Machine Status Register.
3. Ensure that exception-generating instructions (like "system call") are not executed during the prologue or epilogue (between restoring of these registers and execution of the "rfi" instruction).

EXAMPLE INTERRUPT HANDLER

The steps for an interrupt handler vary by application, but the issues are similar. **Table 4** shows a general case. Some general purpose registers must be used, so their previous contents need to be stored (typically on the stack) and then restored before the end of the handler.

Table 4 Interrupt Handler

Step	Action	Registers Used
1	Save Previous State	SRR0, SRR1, one GPR
2	Set the Recoverable Interrupt Bit	EID
3	Identify Interrupt Source	IRQAND, one GPR
4	Branch to Handler	None
5	Perform Handler Functions	Varies
6	Housekeeping	PQEDGDAT, NRI, SRR0, SRR1, GPR(s)

1. Save Previous State

Since a non-maskable exception (like RESET) can occur just after an interrupt takes place, the previous state of the machine (SRR0 and SRR1) must be stored on the stack as a first step.

Only General Purpose Registers (GPR) can be written to memory, so a GPR is needed for temporary storage of SRR0 and SRR1. Asynchronous exceptions, like interrupts, must treat all registers as non-volatile — the contents must be preserved so they can be restored at the end of the interrupt routine. Synchronous exceptions, like system call instructions, can treat registers as in function or subroutine calls.

After initial stack functions, like creating a stack frame, the content of the GPR used for temporary storage must be saved on the stack. After that, the code to save SRR0 and SRR1 on the stack using GPR4 as temporary storage and a predefined GPR as a stack pointer (SP) could look like:

```
mf spr      gpr4, SRR0      # move spr SRR0 to gpr4
stw        spr4, 12 (SP)    # store SRR0 value 12 bytes above SP
mf spr      gpr4, SRR1      # move spr SRR1 to gpr4
stw        gpr4, 16 (SP)   # store SRR1 value 16 bytes above SP
```

2. Set The Recoverable Interrupt Bit

Once the previous state is saved, or copied into memory, it is possible to recover if a non-maskable exception occurs. The Recoverable Interrupt bit in the MSR must be set to communicate to any non-maskable exception routine that recovery is possible.

Once again, a Special Purpose Register has been implemented to quickly assist this operation. Loading any value to the External Interrupt Disable (EID) SPR sets the RI bit in the MSR while keeping interrupts disabled (EE bit 0). Again, any GPR could be used to write to that SPR, since the content of the GPR is unaltered. For example:

```
mtspr      EID, gpr0
```

3. Identify Interrupt Source

Read the IRQAND register ($IRQAND = IRQENABLE \cdot IRQPEND$) to identify which enabled level caused the interrupt. Under the priority scheme set up during initialization, the most significant bit is the higher priority interrupt to be serviced. The PowerPC instruction “count leading zeros in the word” (cntlzw) can be used to identify the set bit in a register. This instruction counts the number of consecutive zero bits starting at bit 0, the most significant bit. The result, from 0 through 32, is put in the first register operand.

The following code identifies the source interrupt. Since a GPR is required, the same GPR is used as before for temporary storage.

```
lis      gpr4, SIUBASE_UPPER (gpr0)# Load SIU base addr
ori      gpr4, IRQAND_OFFSET (gpr3)# Index to IRQAND
cntlzw  gpr4, gpr4                # Find level number
```

4. Branch to Appropriate Routine

There are a number of ways to branch to the individual routine once the integer value representing the interrupt level is loaded into GPR4. For example a table of interrupt handler addresses could be constructed, and GPR3 could be used to index into that table, get the appropriate interrupt handler address for a level, and branch to that address.

5. Perform Handler Functions

Once in the handler, one approach would be to do all the interrupt handler functions and then leave. But since interrupts are still disabled, this would result in the longest interrupt latency. A popular approach is to use a multitasking kernel operating system which would send appropriate messages or flags and then exit.

6. Housekeeping Items and Return

Before exiting the interrupt service routine, a number of housekeeping items must be performed:

1. Clear the pending interrupt condition which set the bit in the IRQPEND register.
2. If the PIT caused the interrupt, clear the PIT Status (PS) bit in PICSR.
3. If the interrupt was caused by an external interrupt pin in edge detect mode, clear the corresponding status bit in the Port Q Edge Detect / Data (PQEDGDAT) register by first reading the bit as a one and then writing it to a zero.
4. Restore any previously used GPR (e.g. GPR4 used above).
5. In case a non-maskable exception occurred during this interrupt source routine,
 - A. Disable the Recoverable Interrupt (RI) bit in the MSR by writing any value to the NRI register:
6. Execute the return from interrupt instruction (which also enables interrupts again):

```
rfi
```

SUMMARY

With proper assignment of sources to levels, the MPC505 interrupt controller provides an efficient priority mechanism. The interrupt level can also be used as an offset to provide a branch to the appropriate handler routine. Key issues a system designer must address include handling non-maskable exceptions while interrupts are disabled, handler data storage, and the length of time interrupts are disabled.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.  **MOTOROLA** is a registered trademark of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

TO OBTAIN ADDITIONAL PRODUCT INFORMATION:

USA/EUROPE: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609

INTERNET: <http://www.mot.com>



MOTOROLA