# M68HC 08 Integer Math Routines 

By Mark Johnson<br>CSIC Applications Engineering<br>Austin, Texas

## Introduction

This application note discusses six integer math subroutines ${ }^{(1)}$ that take advantage of one of the main CPU enhancements in the 68HC08 Family of microcontroller units (MCU). Each of these subroutines uses stack relative addressing, an important CPU enhancement.

Although the 68 HC 08 MCU is a fully upward-compatible performance extension of the 68 HC 05 MCU Family, users familiar with the 68 HC 05 should have little difficulty implementing the 68 HC 08 architectural enhancements. For instance, storage space for local variables needed by a subroutine can now be allocated on the stack when a routine is entered and released on exit. Since this greatly reduces the need to assign variables to global RAM space, these integer math routines are implemented using only 10 bytes of global RAM space. Eight bytes of global RAM are reserved for the two 32-bit pseudo-accumulators, INTACC1 and INTACC2. The other 2 bytes assigned to SPVAL are used by the unsigned $32 \times 32$ multiply routine to store the value of the stack pointer.

INTACC1 and INTACC2 are defined as two continuous 4-byte global RAM locations that are used to input hexadecimal numbers to the

[^0]subroutines ${ }^{(1)}$ and to return the results. For proper operation of the following subroutines, these two storage locations must be allocated together, but may be located anywhere in RAM address space. SPVAL may be allocated anywhere in RAM address space.

Software Description

Unsigned $16 \times 16$
Multiply (UMULT16)

Entry conditions:
INTACC1 and INTACC2 contain the unsigned 16-bit numbers to be multiplied.

Exit conditions:
INTACC1 contains the unsigned 32-bit product of the two integer accumulators.

Size:
94 bytes
Stack space:
9 bytes
Subroutine calls:
None
Procedure:
This routine multiplies the two leftmost bytes of INTACC1 (INTACC1 = MSB, INTACC1 + $1=$ LSB) by the two leftmost bytes of INTACC2 (INTACC2 = MSB, INTACC2 + $1=$ LSB). (MSB is the acronym for most significant byte and LSB stands for least significant byte.) Temporary stack storage locations 1,SP-5,SP are used to hold the two intermediate products. These intermediate products are then added together and the final 32-bit result is stored in INTACC1 (INTACC1 = MSB, INTACC1 + $3=$ LSB). This process is illustrated in Figure 1 and in Figure 2.

1. The $32 \times 16$ unsigned divide algorithm was based on the algorithm written for the M6805 by Don Weiss and was modified to return a 32-bit quotient. The table lookup and interpolation routine was written by Kevin Kilbane and was modified to interpolate both positive and negative slope linear functions.
```
INTACC1 = Multiplier
INTACC2 = Multiplicand
                    INTACC1 \(\times\) INTACC2
                        INTACC1: INTACC1 + 1
                \(\times\) INTACC2: INTACC2 + 1
        (INTACC1 : INTACC1 + 1) (INTACC2 + 1)
\(=\) (INTACC1 : INTACC1 + 1) (INTACC2)
\begin{tabular}{llll}
\hline & \(1, \mathrm{SP}\) & \(2, \mathrm{SP}\) & INTACC1 + 3 \\
\(3, \mathrm{SP}\) & \(4, \mathrm{SP}\) & \(5, \mathrm{SP}\) & \\
\hline
\end{tabular}
\(=\) INTACC1: INTACC + \(1:\) INTACC1 + \(2:\) INTACC1 +3
```

Figure 1. Unsigned Multiply $16 \times 16$ Equation


Figure 2. Unsigned $16 \times 16$ Multiply

Unsigned $32 \times 32$ Entry conditions:
Multiply (UMULT32)

INTACC1 and INTACC2 contain the unsigned 32-bit numbers to be multiplied.

Exit conditions:
INTACC1 concatenated with INTACC2 contains the unsigned 64-bit result.

Size:
158 bytes
Stack space:
38 bytes
Subroutine calls:
None
Procedure:
This subroutine multiplies the unsigned 32-bit number located in INTACC1 (INTACC1 = MSB, INTACC1 + 3 = LSB) by the unsigned 32-bit number stored in INTACC2 (INTACC2 = MSB, INTACC2 + 3 = LSB). Each byte of INTACC2, starting with the LSB, is multiplied by the 4 bytes of INTACC1 and a 5-byte intermediate product is generated.
The four intermediate products are stored in a 32-byte table located on the stack. These products are then added together and the final 8-byte result is placed in
INTACC1:INTACC2 + 3 (INTACC1 = MSB, INTACC2 + 3 = LSB).
An illustration of this mathematical process is shown in Figure 3 and Figure 4.


1. The intermediate result (IR) tags are temporary storage locations on the stack, not hard-coded locations in RAM.

Figure 3. Unsigned $32 \times 32$ Multiply Equation

## Application Note



Figure 4. Unsigned $32 \times 32$ Multiply

Signed $8 \times 8 \quad$ Entry conditions:
Multiply (SMULIB)
INTACC1 and INTACC2 contain the signed 8 -bit numbers to be multiplied.

Exit conditions:
The two leftmost bytes of INTACC1 (INTACC1 = MSB, INTACC1 + $1=\mathrm{LSB}$ ) contain the signed 16 -bit product.

Size:
57 bytes
Stack space:
4 bytes
Subroutine calls:
None
Procedure:
This routine performs a signed multiply of INTACC1 (MSB) and INTACC2 (MSB). Before multiplying the two numbers together, the program checks the MSB of each byte and performs a two's complement of that number if the MSB is set. One byte of temporary stack storage is used to hold the result sign. If both of the numbers to be multiplied are either negative or positive, the result sign LSB is cleared or it is set to indicate a negative result. Both numbers are then multiplied together and the results are placed in the two left-most bytes of INTACC1 (INTACC1 = MSB, INTACC1 + 1 = LSB). The routine is exited if the result sign storage location is not equal to one or the result is two's complemented and the negative result is stored in locations INTACC1 and INTACC1 + 1 .
INTACC1 = Multiplier
INTACC2 = Multiplicand

## Application Note



Figure 5. Signed $8 \times 8$ Multiply

## Signed $16 \times 16 \quad$ Entry conditions:

Multiply (SMULTI6)
INTACC1 and INTACC2 contain the signed 16-bit numbers to be multiplied.

## Exit conditions:

INTACC1 contains the signed 32-bit result.

## Size:

83 bytes
Stack space:
4 bytes
Subroutine calls:
UMULT16
Procedure:
This routine multiplies the signed 16-bit number in INTACC1 and INTACC1 + 1 by the signed 16 -bit number in INTACC2 and INTACC2 + 1. Before multiplying the two 16 -bit numbers together, the sign bit (MSB) of each 16 -bit number is checked and a two's complement of that number is performed if the MSB is set. One byte of temporary stack storage space is allocated for the result sign. If both 16 -bit numbers to be multiplied are either positive or negative, the sign bit LSB is cleared, indicating a positive result, but otherwise the sign bit LSB is set. Subroutine UMULT16 is called to multiply the two 16-bit numbers together and store the 32-bit result in locations INTACC:INTACC1 + 3 (INTACC1 = MSB, INTACC2 = LSB). The routine is exited if the result sign LSB is cleared or the result is two's complemented by first one's complementing each byte of the product and then adding one to that result to complete the two's complement. The 32-bit negative result is then placed in INTACC1.
INTACC1 = Multiplier
INTACC2 = Multiplicand


Figure 6. Signed $16 \times 16$ Multiply
$32 \times 16$ Unsigned
Divide (UDVD32)

Entry conditions:
INTACC1 contains the 32-bit unsigned dividend and INTACC2 contains the 16-bit unsigned divisor.

Exit conditions:
INTACC1 contains the 32-bit quotient and INTACC2 contains the 16-bit remainder.

Size:
136 bytes
Stack space: 6 bytes

Subroutine calls:
None
Procedure:
This routine takes a 32-bit dividend stored in INTACC1:INTACC1 + 3 and divides it by the divisor stored in INTACC2:INTACC2 + 1 using the standard shift-and-subtract algorithm. This algorithm first clears the 16-bit remainder, then shifts the dividend/quotient to the left one bit at a time until all 32 bits of the dividend have been shifted through the remainder and the divisor is subtracted from the remainder. (See illustration.) Each time a trial subtraction succeeds, a 1 is placed in the LSB of the quotient. The 32-bit quotient is placed in locations INTACC1 = MSB:INTACC1 + $3=$ LSB and the remainder is returned in locations INTACC2 = MSB, INTACC2 $+1=$ LSB .

Before subroutine is executed:

| INTACC1 | $\begin{gathered} \text { INTACC1 } \\ +1 \end{gathered}$ | $\begin{aligned} & \text { INTACC1 } \\ & +2 \end{aligned}$ | $\begin{gathered} \text { INTACC1 } \\ +3 \end{gathered}$ | INTACC2 | $\begin{gathered} \text { INTACC2 } \\ +1 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Dividend MSB | Dividend | Dividend | Dividend LSB | Divisor MSB | $\begin{gathered} \hline \text { Divisor } \\ \text { LSB } \end{gathered}$ |

During subroutine execution:

| INTACC1 | $\begin{gathered} \text { INTACC1 } \\ +1 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { INTACC1 } \\ & +2 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { INTACC1 } \\ +3 \\ \hline \end{gathered}$ | INTACC2 | $\begin{gathered} \text { INTACC2 } \\ +1 \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Remainder MSB | Remainder LSB | Dividend MSB | Dividend | Dividend | Dividend LSB/ Quotient MSB |
| $\begin{aligned} & \hline \text { - Divisor } \\ & \text { MSB } \end{aligned}$ | $\begin{gathered} - \text { Divisor } \\ \text { LSB } \end{gathered}$ |  |  |  |  |

After return from subroutine:

| INTACC1 | $\begin{gathered} \text { INTACC1 } \\ +1 \end{gathered}$ | $\begin{gathered} \text { INTACC1 } \\ +2 \end{gathered}$ | $\begin{aligned} & \text { INTACC1 } \\ & +3 \end{aligned}$ | INTACC2 | $\begin{gathered} \text { INTACC2 } \\ +1 \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Quotient MSB | Quotient | Quotient | $\begin{gathered} \text { Quotient } \\ \text { LSB } \end{gathered}$ | Remainder MSB | $\begin{aligned} & \text { Remainder } \\ & \text { LSB } \end{aligned}$ |



Figure 7. $32 \times 16$ Unsigned Divide

Table Lookup
and Interpolation (TBUNT)

Entry conditions:
INTACC1 contains the position of table ENTRY 2. INTACC1 + 1 contains the interpolation fraction.

Exit conditions:
INTACC1 + 2 : INTACC1 + 3 contains the 16-bit interpolated value (INTACC1 + $2=$ MSB, INTACC1 + $3=$ LSB).

Size:
125 bytes
Stack space:
4 bytes
Subroutine calls:
None
Procedure:
This routine performs table lookup and linear interpolation between two 16-bit dependent variables ( Y ) from a table of up to 256 entries and allowing up to 256 interpolation levels between entries. (By allowing up to 256 levels of interpolation between two entries, a $64-k$ table of 16 -bit entries can be compressed into just 256 16-bit entries.) INTACC1 contains the position of table entry 2 and INTACC1 + 1 contains the interpolation fraction. The unrounded 16 -bit result is placed in INTACC1 $+2=$ MSB, INTACC1 $+3=$ LSB. INTACC2 is used to hold the two 16 -bit table entries during subroutine execution. The interpolated result is of the form:

$$
\text { Y = ENTRY1 + (INTPFRC(ENTRY2 - ENTRY1)) / } 256
$$

where:

- Y can be within the range $0<\mathrm{Y}<32,767$.
- INTPFRC $=(1 \leq X \leq 255) / 256$
- ENTRY1 and ENTRY2 can be within the range 0 < ENTRY < 32767.
- Slope of linear function can be either positive or negative.
- The table of values can be located anywhere in the memory map.


## Example:

Table 1. Lookup and Interpolation

|  | Entry Number | Y Value |
| :---: | :---: | :---: |
|  | 0 | 0 |
|  | : | : |
|  | 145 | 1688 |
| ENTRY $1 \rightarrow$ | 146 | 2416 |
| ENTRY $2 \rightarrow$ | 147 | 4271 |
|  | : | : |
|  | 255 | 0 |

- Find the interpolated $Y$ value half way between entry 146 and 147.
- ENTRY2 = Entry \# 147 = 4271
- ENTRY1 = Entry \# 146 = 2416
- For a 50\% level of interpolation: INTPFRC = 128/256=\$80
- So:

$$
\begin{aligned}
\mathrm{Y} & =2416+(128(4271-2416)) / 256 \\
& =2416+(128(1855)) / 256 \\
& =2416+927 \\
\mathrm{Y} & =3343_{10} \text { or } \$ D 0 F
\end{aligned}
$$

## Application Note



Figure 8. Table Lookup and Interpolation

## Software Listing



AN1219 - Rev. 1.0

## Application Note



* Add the intermediate results and store the remaining three bytes of the * final value in locations INTACC1:INTACC1+2.


AN1219 - Rev. 1.0

## Application Note

* Initialize multiplicand and multiplier byte position pointers, * temporary storage for carry from the multiplication process, and * intermediate storage location pointer

| STA | $35 \mathrm{~T}, \mathrm{SP}$ | ; zero storage for multiplication carry |
| :--- | :--- | :--- |
| LDA | $\# 3$ | ;load acc w/ lst byte position |
| STA | $33 \mathrm{~T}, \mathrm{SP}$ | ;pointer for multiplicand byte |
| STA | $34 \mathrm{~T}, \mathrm{SP}$ | ;pointer for multiplier byte |
| TSX |  | ;transfer stack pointer + to H:X |
| AIX | $\# 7$ | ;position of lst column in storage |
| STHX | SPVAL | ;pointer to interm. storage position |
| CLRH |  | ;clear h-reg |


| MULTLP | LDX | 33T, SP | ; load x-reg w/multiplicand byte pointer |
| :---: | :---: | :---: | :---: |
|  | LDA | INTACC2, X | ; load acc with multiplicand |
|  | LDX | 34T, SP | ;load x-reg w/ multiplier byte pointer |
|  | LDX | INTACC1, X | ; load x-reg w/ multiplier |
|  | MUL |  | ; multiply |
|  | ADD | 35T, SP | ; add carry from previous multiply |
|  | BCC | NOINC32 | ; check for carry from addition |
|  | INCX |  | ;increment result MSB |
| NOINC32 | STX | 35T, SP | ; move result MSB to carry |
|  | LDHX | SPVAL | ;load x-reg w/ storage position pointer |
|  | STA | , X | ; store intermediate value |
|  | AIX | \#-1 | ; decrement storage pointer |
|  | STHX | SPVAL | ;store new pointer value |
|  | CLRH |  | ;clear h-reg |
|  | DEC | 34T, SP | ; decrement multiplier pointer |
|  | BPL | MULTLP | ; multiply all four bytes of multiplier <br> ;by one byte of the multiplicand |
|  | LDHX | SPVAL | ;load x-reg w/ storage position pointer |
|  | LDA | 35T, SP | ; load acc w/ carry (MSB from last mult) |
|  | STA | , X | ; store MSB of intermediate result |
|  | AIX | \#!11 | ;add offset for next intermediate <br> ;result starting position |
|  | STHX | SPVAL | ; store new value |
|  | CLRH |  | ; clear h-reg |
|  | CLR | 35T, SP | ; clear carry storage |
|  | LDX | \#3 | , |
|  | STX | 34T, SP | ;reset multiplier pointer |
|  | DEC | 33T, SP | ;point to next multiplicand |
|  | BPL | MULTLP | ;loop until each multiplicand has been ;multiplied by each multiplier |

Multiply each byte of the multiplicand by each byte of the multiplier and store the intermediate results

* Initialize temporary stack variables used in the addition process

| TSX |  | ;transfer stack pointer to H:X |
| :--- | :--- | :--- |
| AIX | $\# 7$ | ; add offset for LSB of result |
| STHX | SPVAL | ;store position of LSB |
| CLR | $35 \mathrm{~T}, \mathrm{SP}$ | ;clear addition carry storage |
| LDA | $\# 7$ | ; |
| STA | $33 T, S P$ | ; store LSB position of final result |
| LDA | $\# 3$ | ; store counter for number of rows |
| STA | $34 T, S P$ | ;store |

* 
* add all four of the entries in each column together and store the * final 64-bit value in locations INTACC1:INTACC2+3.

| OUTADDLP | LDA | 35T, SP | ; load acc with carry |
| :---: | :---: | :---: | :---: |
|  | CLR | 35T, SP | ; clear carry |
| INADDLP | ADD | , X | ; add entry in table to accumulator |
|  | BCC | ADDFIN | ; check for carry |
|  | INC | 35T, SP | ;increment carry |
| ADDFIN | AIX | \# 8 | ```;load H:X with position of next entry ;column``` |
|  | DEC | 34T, SP | ; decrement row counter |
|  | BPL | INADDLP | ; loop until all four entries in column <br> ; have been added together |
|  | CLRH |  | ; clear h-reg |
|  | LDX | \#3 | ; |
|  | STX | 34T, SP | ; reset row pointer |
|  | LDX | 33T, SP | ; load final result byte pointer |
|  | STA | INTACC1, X | ; store one byte of final result |
|  | LDHX | SPVAL | ; load original column pointer |
|  | AIX | \#-1 | ; decrement column pointer |
|  | STHX | SPVAL | ;store new pointer value |
|  | DEC | 33T, SP | ; decrement final result byte pointer |
|  | BPL | OUTADDLP | ; loop until all eight columns have <br> ;been added up and the final results <br> ;stored |


| AIS \#35T | ; deallocate local storage |
| :--- | :--- |
| PULH | ;restore h-reg |
| PULX | ;restore x-reg |
| PULA | ;restore accumulator |
| RTS | ;return |

AN1219 - Rev. 1.0

## Application Note

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| * |  |  |  |
|  | Signed 8 x 8 Multiply |  |  |
| * |  |  |  |
|  | This routine multiplies the signed 8-bit number stored in location |  |  |
| * I | INTACC1 by the signed 8-bit number stored in location INTACC2 |  |  |
|  | and places the signed 16-bit result in INTACC1:INTACC1+1. |  |  |
| * |  |  |  |
| * |  |  |  |
| SMULT8 | EQU | * |  |
|  | PSHX |  | ; save x-reg |
|  | PSHA |  | ; save accumulator |
|  | PSHH |  | ; save h-reg |
|  | AIS | \#-1 | ; reserve 2 bytes of temp. storage |
|  | CLR | 1, SP | ; clear storage for result sign |
|  | BRCLR | 7,INTACC1,TEST2 | ; check multiplier sign bit |
|  | NEG | INTACC1 | ; two's comp number if negative |
|  | INC | 1, SP | ; set sign bit for negative number |
| TEST2 | BRCLR | 7, INTACC2, SMULT | ; check multiplicand sign bit |
|  | NEG | INTACC2 | ; two's comp number if negative |
|  | INC | 1, SP | ; set or clear sign bit |
| SMULT | LDX | INTACC1 | ;load x-reg with multiplier |
|  | LDA | INTACC2 | ;load acc with multiplicand |
|  | MUL |  | ;multiply |
|  | STA | INTACC1+1 | ;store result LSB |
|  | STX | INTACC1 | ; store result MSB |
|  | LDA | $1, \mathrm{SP}$ | ; load sign bit |
|  | CMP | \#1 | ; check for negative |
|  | BNE | RETURN | ;branch to finish if result is positive |
|  | NEG | INTACC1+1 | ;two's comp result LSB |
|  | BCC | NOSUB | ; check for borrow from zero |
|  | NEG | INTACC1 | ;two's comp result MSB |
|  | DEC | INTACC1 | ; decrement result MSB for borrow |
|  | BRA | RETURN | ; finished |
| NOSUB | NEG | INTACC1 | ;two's comp result MSB without decrement |
| RETURN | AIS | \# 1 | ; deallocate temp storage |
|  | PULH |  | ;restore h-reg |
|  | PULA |  | ;restore accumulator |
|  | PULX |  | ; restore x-reg |
|  | RTS |  | ; return |


|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| * S | Signed 16 x 16 multiply |  |  |
| * |  |  |  |
| * T | This routine multiplies the signed 16-bit number in INTACC1:INTACC1+1 by |  |  |
|  | the signed 16-bit number in INTACC2:INTACC2+1 and places the signed 32-bit |  |  |
|  | value in locations INTACC1:INTACC1+3 (INTACC1 = MSB:INTACC1+3 = LSB). |  |  |
| * |  |  |  |
| SMULT16 | 6 EQU | * |  |
|  | PSHX |  | ; save x-reg |
|  | PSHA |  | ; save accumulator |
|  | PSHH |  | ; save h-reg |
|  | AIS | \#-1 | ;reserve 1 byte of temp. storage |
|  | CLR | 1, SP | ; clear storage for result sign |
|  | BRCLR | 7,INTACC1, TST2 | ; check multiplier sign bit and negate <br> ; (two's complement) if set |
|  | NEG | INTACC1+1 | ;two's comp multiplier LSB |
|  | BCC | NOSUB1 | ; check for borrow from zero |
|  | NEG | INTACC1 | ;two's comp multiplier MSB |
|  | DEC | INTACC1 | ; decrement MSB for borrow |
|  | BRA | MPRSIGN | ; finished |
| NOSUB1 | NEG | INTACC1 | ;two's comp multiplier MSB (no borrow) |
| MPRSIGN | N INC | 1, SP | ; set sign bit for negative number |
| TST2 | BRCLR | 7,INTACC2, MLTSUB | ; check multiplicand sign bit and negate <br> ; (two's complement) if set |
|  | NEG | INTACC2+1 | ;two's comp multiplicand LSB |
|  | BCC | NOSUB2 | ; check for borrow from zero |
|  | NEG | INTACC2 | ; two's comp multiplicand MSB |
|  | DEC | INTACC2 | ; decrement MSB for borrow |
|  | BRA | MPCSIGN | ; finished |
| NOSUB2 | NEG | INTACC2 | ;two's comp multiplicand MSB (no borrow) |
| MPCSIGN | N INC | 1, SP | ; set or clear sign bit |
| MLTSUB | JSR | UMULT16 | ; multiply INTACC1 by INTACC2 |
|  | LDA | 1, SP | ; load sign bit |
|  | CMP | \#1 | ; check for negative |
|  | BNE | DONE | ;exit if answer is positive, <br> ; otherwise two's complement result |
|  | LDX | \#3 | ; |
| COMP | COM | INTACC1, X | ; complement a byte of the result |
|  | DECX |  | ; point to next byte to be complemented |
|  | BPL | COMP | ; loop until all four bytes of result <br> ; have been complemented |
|  | LDA | INTACC1+3 | ; get result LSB |
|  | ADD | \# 1 | ; add a "1" for two's comp |
|  | STA | INTACC1+3 | ; store new value |
|  | LDX | \#2 | ; |
| TWSCMP | LDA | INTACC1, X | ; add any carry from the previous |
|  | ADC | \# 0 | ; addition to the next three bytes |
|  | STA | INTACC1, X | ; of the result and store the new |
|  | DECX |  | ; values |
|  | BPL | TWSCMP | ; |
| DONE | AIS | \#1 | ; deallocate temp storage on stack |
|  | PULH |  | ;restore h-reg |
|  | PULA |  | ; restore accumulator |
|  | PULX |  | ; restore x-reg |
|  | RTS |  | ;return |

AN1219 - Rev. 1.0

## Application Note

```
*******************************************************************************
*
*
* 32 x 16 Unsigned Divide
*
* This routine takes the 32-bit dividend stored in INTACC1:INTACC1+3
* and divides it by the 16-bit divisor stored in INTACC2:INTACC2+1.
* The quotient replaces the dividend and the remainder replaces the divisor.
*
\begin{tabular}{lll} 
UDVD32 & EQU & \(\star\) \\
\(\star\) & & \\
DIVIDEND & EQU & INTACC1+2 \\
DIVISOR & EQU & INTACC2 \\
QUOTIENT & EQU & INTACC1 \\
REMAINDER & EQU & INTACC1
\end{tabular}
*
\begin{tabular}{lll} 
PSHH & \begin{tabular}{l}
; save h-reg value \\
PSHA \\
;save accumulator
\end{tabular} \\
PSHX & \(\#-3\) & ;save x-reg value \\
AIS & \(\#-3\) & ;reserve three bytes of temp storage \\
LDA & \(\#!32\) & ; \\
STA & \(3, S P\) & iloop counter for number of shifts \\
LDA & DIVISOR & ;get divisor MSB \\
STA & 1,SP & ;put divisor MSB in working storage \\
LDA & DIVISOR+1 & ;get divisor LSB \\
STA & \(2, S P\) & ;put divisor LSB in working storage
\end{tabular}
*
* Shift all four bytes of dividend 16 bits to the right and clear
* both bytes of the temporary remainder location
*
\begin{tabular}{lll} 
MOV & DIVIDEND+1,DIVIDEND+3 & ;shift dividend LSB \\
MOV & DIVIDEND,DIVIDEND+2 & ;shift 2nd byte of dividend \\
MOV & DIVIDEND-1,DIVIDEND+1 & ;shift 3rd byte of dividend \\
MOV & DIVIDEND-2,DIVIDEND & ;shift dividend MSB \\
CLR & REMAINDER & ;zero remainder MSB \\
CLR & REMAINDER+1 & ;zero remainder LSB
\end{tabular}
*
* Shift each byte of dividend and remainder one bit to the left
*
SHFTLP LDA REMAINDER ; get remainder MSB
    ROLA ; shift remainder MSB into carry
    ROL DIVIDEND+3 ; shift dividend LSB
    ROL DIVIDEND+2 ; shift 2nd byte of dividend
    ROL DIVIDEND+1 ; shift 3rd byte of dividend
    ROL DIVIDEND ; shift dividend MSB
    ROL REMAINDER+1 ;shift remainder LSB
    ROL REMAINDER ; shift remainder MSB
```

* 
* Subtract both bytes of the divisor from the remainder

| LDA | REMAINDER+1 | ; get remainder LSB |
| :--- | :--- | :--- |
| SUB | 2,SP | ;subtract divisor LSB from remainder LSB |
| STA | REMAINDER+1 | ;store new remainder LSB |
| LDA | REMAINDER | iget remainder MSB |
| SBC | 1,SP | isubtract divisor MSB from remainder MSB |
| STA | REMAINDER | istore new remainder MSB |
| LDA | DIVIDEND+3 | iget low byte of dividend/quotient |
| SBC | \#0 | ; dividend low bit holds subtract carry |
| STA | DIVIDEND+3 | istore low byte of dividend/quotient |

Check dividend/quotient LSB. If clear, set LSB of quotient to indicate successful subraction, else add both bytes of divisor back to remainder

BRCLR 0,DIVIDEND +3 ,SETLSB ; check for a carry from subtraction
; and add divisor to remainder if set
ADD 2,SP ;add divisor LSB to remainder LSB
STA REMAINDER+1 ; store remainder LSB
LDA REMAINDER ;get remainder MSB
ADC 1,SP ;add divisor MSB to remainder MSB
STA REMAINDER ; store remainder MSB
LDA DIVIDEND+3 ; get low byte of dividend
ADC \#0 ;add carry to low bit of dividend
STA DIVIDEND+3 ;store low byte of dividend
BRA DECRMT ; do next shift and subtract
SETLSB BSET 0,DIVIDEND+3
; set LSB of quotient to indicate
; successive subtraction
DECRMT DBNZ 3,SP,SHFTLP ; decrement loop counter and do next
; shift

* Move 32-bit dividend into INTACC1:INTACC1+3 and put 16-bit
* remainder in INTACC2:INTACC2+1

| LDA | REMAINDER | ; get remainder MSB |
| :--- | :--- | :--- |
| STA | 1,SP | ;temporarily store remainder MSB |
| LDA | REMAINDER+1 | ;get remainder LSB |
| STA | 2,SP | ;temporarily store remainder LSB |
| MOV | DIVIDEND, QUOTIENT | ; |
| MOV | DIVIDEND+1,QUOTIENT+1 | ;shift all four bytes of quotient |
| MOV | DIVIDEND+2,QUOTIENT+2 | ; 16 bits to the left |
| MOV | DIVIDEND+3,QUOTIENT+3 | ; |
| LDA | 1,SP | ;get final remainder MSB |
| STA | INTACC2 | ;store final remainder MSB |
| LDA | 2,SP | ;get final remainder LSB |
| STA | INTACC2+1 | ;store final remainder LSB |

Deallocate local storage, restore register values, and return from subroutine

| AIS \#3 | ; deallocate temporary storage |
| :--- | :--- |
| PULX | ;restore x-reg value |
| PULA | ;restore accumulator value |
| PULH | ;restore h-reg value |
| RTS | ;return |

AN1219 - Rev. 1.0

## Application Note

```
* ******************************************************************************
* * * ****************************************************************************
*
* Table Lookup and Interpolation
*
*
*
*
*
*
*
*
* Y = ENTRY1 + (INTPFRC(ENTRY2 - ENTRY1))/256
*
TBLINT
*
```

| ENTNUM | EQU | INTAC |
| :--- | :--- | :--- |
| INTPFRC | EQU | INTAC |
| RESULT | EQU | INTAC |
| ENTRY1 | EQU | INTACC |
| ENTRY2 | EQU | INTACC |
| $\star$ |  |  |
|  | PSHH |  |
|  | PSHA |  |
|  | PSHX |  |
|  | AIS | \#-1 |
|  | CLRH |  |
|  | CLRA |  |
|  | CLR | $1, S P$ |

```
```

;position of entry2 (0-255)

```
```

;position of entry2 (0-255)
;interpolation fraction (1-255)/256
;interpolation fraction (1-255)/256
;16-bit interpolated Y value
;16-bit interpolated Y value
;16-bit enrty from table
;16-bit enrty from table
;16-bit entry from table
;16-bit entry from table
;save h-register
;save h-register
; save accumulator
; save accumulator
;save x-reg
;save x-reg
;allocate one byte of temp storage
;allocate one byte of temp storage
; zero h-reg
; zero h-reg
;zero accumulator
;zero accumulator
;clear storage for difference sign

```
```

;clear storage for difference sign

```
```

| LDX | ENTNUM | ; get position of entry2 (0-255) |
| :---: | :---: | :---: |
| LSLX |  | ; multiply by 2 (for 16-bit entries) |
| BCC | GETENT | ;if overflow from multiply occured, <br> ;increment H-reg. |
| INCA |  | ; accumulator = 1 |
| PSHA |  | ; push accumulator value on stack |
| PULH |  | ;transfer acc. value to h register |

PULH

* Get both entries from table, subtract ENTRY1 from ENTRY2 and store the * 16-bit result.
TABIE+1
TABLE+1, x
STA ENTRY2+1
SUB ENTRY1+1 ;entry2(LSB) - entry1 (LSB)
STA RESULT+1 ; store result LSB
LDA ENTRY2
SBC ENTRY1 ;entry2(MSB) - entry1 (MSB)
STA RESULT ; store result MSB
TABLE-2,x ;get entry1 LSB
ENTRY1
TABLE-1,x ;get entry1 MSB
ENTRY1+1
;get entry2 MSB
;get entry2 LSB

```
```

* 
* Two's complement 16-bit result if ENTRY1 was greater than ENTRY2, else
* 
* 
* 

TSTA
BGE MLTFRAC ;go do multiply if postive
INC 1,SP ; set sign flag for negative result
NEG RESULT+1 ; two's complement result LSB
BCC NODECR ; check for borrow from zero
NEG RESULT ; two's complement result MSB
DEC RESULT ; decrement result MSB for borrow
BRA MLTFRAC ;go do multiply
NEG RESULT ;two's comp result MSB (no borrow)
*

* (INTPFRC (RESULT:RESULT+1))/256 = Interpolated result
* 
* Multiply result by interpolation fraction
* 

MLTFRAC LDA INTPFRC ; get interpolation fraction
LDX RESULT+1 ; get result LSB
MUL ;multiply
STX RESULT+1 ; store upper 8-bits of result and throw
; away lower 8-bits (divide by 256)
LDA INTPFRC ;get interpolation fraction
LDX RESULT ;get result MSB
MUL ;multiply
ADD RESULT+1 ; add result LSB to lower 8-bits of
; product
; store new result LSB
; get upper 8-bits of product
; add carry from last addition
; store result MSB
*

* Y = ENTRY1 + Interpolated result
* 
* Check sign flag to determine if interpolated result is to be added to
* or subtracted from ENTRY1

|  | TST | 1, SP | ; test sign flag for negative |
| :---: | :---: | :---: | :---: |
|  | BLE | ADDVAL | ;if not set, add interpolated result <br> ; to entry1, else subtract |
|  | LDA | ENTRY1+1 | ; get entry1 LSB |
|  | SUB | RESULT+1 | ; subtract result LSB |
|  | STA | RESULT+1 | ; store new result LSB |
|  | LDA | ENTRY1 | ; get entry1 MSB |
|  | SBC | RESULT | ; subtact w/ carry result MSB |
|  | STA | RESULT | ; store new result MSB |
|  | BRA | TBLDONE | ; finished |
| ADDVAL | LDA | RESULT+1 | ; get result LSB |
|  | ADD | ENTRY1+1 | ; add entry1 LSB |
|  | STA | RESULT+1 | ; store new result LSB |
|  | LDA | ENTRY1 | ; get entry1 MSB |
|  | ADC | RESULT | ; add w/ carry result MSB |
|  | STA | RESULT | ; store new result MSB |

```

AN1219 - Rev. 1.0

\section*{Application Note}
```

* Deallocate local storage, restore register values, and return from
* subroutine.
* 

TBLDONE AIS \#1
PULX
PULA
PULH ;restore h-reg
RTS ;return from subroutine
*

* Sample of 16-bit table entries
* 

TABLE EQU *
FDB !0000 ;entry 0
FDB !32767 ;entry 1
FDB !2416 ;entry 2
FDB !4271 ;entry 3

```

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

\section*{How to reach us:}

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-800-441-2447 or 303-675-2140
Mfax \({ }^{\text {TM }}\) : RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609, US \& Canada ONLY 1-800-774-1848
INTERNET: http://motorola.com/sps
JAPAN: Nippon Motorola Ltd. SPD, Strategic Planning Office 4-32-1, Nishi-Gotanda Shinagawa-ku, Tokyo 141, Japan. 81-3-5487-8488
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298```


[^0]:    1. None of the six subroutines contained in this appication note check for valid or non-zero numbers in the two integer accumulators. The user is responsible for ensuring that proper values are placed in INTACC1 and INTACC2 before the subroutines are invoked.
