## **Motorola Semiconductor Application Note**

# **AN1818**

### Software SCI Routines with the 16-Bit Timer Module

By Brad Bierschenk MMD Applications Engineering Austin, Texas

#### Introduction

Many applications that communicate to off-board devices require an asynchronous serial link. A Motorola microcontroller unit (MCU) with a serial communications interface (SCI) module can provide this communications functionality.

However, in many applications, an MCU that does not have an SCI module must be used. If asynchronous communications capability is needed, it must be provided through software control of existing modules. A "bit-banged" approach, as documented in *HC05 MCU Software-Driven Asynchronous Serial Communication Techniques Using the MC68HC705J1A*, Motorola document order number AN1240, is convenient, but requires dedicated software overhead while transmitting and receiving data.

Through the use of the 16-bit free-running counter, the HC05 and other MCU families can provide an interrupt-driven software SCI with minimal software overhead.



© Motorola, Inc., 1999 AN1818

### **General Information**

The solution discussed here works in half-duplex mode. This means it can transmit or receive serial data, but cannot simultaneously transmit and receive. This is enough for most applications and is much easier to implement than a full-duplex solution.

The timing in **Figure 1** shows the standard non-return-to-zero (NRZ) asynchronous transmission protocol of an RS-232 serial transfer.




Figure 1. Serial RS-232 Timing

A complete byte transfer takes 10 bit times, due to the start and stop bits. The first falling edge indicates the beginning of the start bit, and thus the beginning of a byte transmission. After the start bit, data is sent in eight bits. The logic high stop bit signals the end of the byte transmission.

A 16-bit free-running timer counter with one input capture (IC), one output compare (OC), and the associated interrupts, allows software emulation of an SCI module with only a small amount of processor overhead. In addition to the timer module, one digital input pin that can be sampled using BRSET or BRCLR instructions is needed.

On some MCUs, including the 68HC705P6A, the input capture pin can be read directly as a digital input. On other MCUs, the input capture pin also should be connected to a digital input pin to allow digital polling.

AN1818

A byte variable in RAM can be used to simulate the flags of an SCI status and control register. Likewise, a RAM variable can function as a data register where transmitted and received bytes are stored.

RX	TX	RDRF	TDRE	Х	Х	Х	Х
7	6	5	4	3	2	1	0

Figure 2. Simulated Status Register in RAM Variable

RX — Receive In-Progress Flag

A 1 here signifies that a receive is in progress.

TX — Transmit In-Progress Flag

A 0 here indicates a transmit is in progress.

RDRF — Receive Data Register Full

A 1 here indicates that a byte has been received.

TDRE — Transmit Data Register Empty

A 1 here indicates that a byte has been transmitted.

D7	D6	D5	D4	D3	D2	D1	D0
7	6	5	4	3	2	1	0

Figure 3. Simulated Data Register in RAM Variable

### **Receiving Serial Data**

In this application, if data is not being transmitted, the input capture (IC) function of the timer is enabled. In this way, the user can wait for the start bit of an incoming transmission without any software overhead. When the start bit is received, the IC interrupt is triggered. This provides both a wakeup to start receiving and the start of a timing reference via the value in the IC registers.

AN1818




Figure 4. Receiving with the Timer Functions

The contents of the IC registers show the time of the falling edge of the start bit. The resulting timer interrupt routine has to determine which event (IC or OC) triggered the interrupt. In the first entry. One and a half bit times are added to the content of the capture register. The result is stored in the OC registers and interrupts are switched from the IC to the OC. The delay of one and a half bit times will cause an output compare event approximately in the middle of the first data bit's reception.

Next, the data register is cleared, and bit 7 of the data register is set. This most significant bit (MSB) of the data variable acts as a bit counter. In the next output compare, the data at the pin (either TCAP or port pin) is sampled using a BRSET instruction. This brings the value of the data received into the carry bit of the condition code register (CCR). The "rotate right through carry" (ROR) instruction rotates the new data bit into the data register. It is rotated into the data register and one bit time is added to the OC register.

Because the data register was cleared prior to reception, and bit 7 was set, a 0 is always rotated into the carry bit until the eighth data bit is received. The setting of the carry bit after a rotate indicates that the eighth bit has been received. When this happens, the receive data full flag is set and the interrupt capability is switched back to input capture.

AN1818

### **Transmitting**

To transmit a byte, a mechanism is needed that can trigger at a given rate and allow changing of the bit level of an output. The OC function of the 16-bit timer module allows this.




Figure 5. Transmitting with the Output Compare Function

The routine SCISend in the software listing provides the transmit function. Before calling SCISend, the user places the byte to be transmitted into the SCIData location. Transmission starts by setting the I bit in the condition code register (CCR) to ensure proper timing and read of the contents of the free-running counter. An offset is then added to that value, and the result is stored into the output compare registers. This defines the time the transmission will begin. The OLVL bit is set to 0, to produce the required falling edge for the start bit at the time of the next compare. The OC interrupt is enabled, and the user can now wait for the predefined OC event to drive the TCMP pin low to start the transmission.

When running through the timer interrupt service routine, distinguishing between an IC or an OC event (they both use the same interrupt) is a must. In this way, the user can arbitrate between the beginning of a byte reception and a reception/transmission in progress.

AN1818

Just as with the receiving code, the transmission of a byte uses the propagation of a logic 1 from the carry to provide a bit counter. When all bits have been transmitted, a logic 1 will be rotated into the carry bit, and OC can be set up to transmit the logic high stop bit.

#### **Baud Rates**

To change the baud rate, adjust the values of BITHI and BITLO to represent one bit time at the frequency of the timer module. Likewise, BIT1HI and BIT1LO should be changed to represent one and a half bit times at the frequency of the timer module.

The internal frequency of operation and the latency of the timer interrupt define the maximum baud rate that can be achieved. The rate of the timer interrupts should not be programmed to be faster than the latency of the interrupt service routine. If this happened, one might miss OC or IC events.

The frequency of the 16-bit timer counter is four times slower than the internal operating frequency. The formula to determine what number to add to the timer value to cause a specific delay is:

$$f_{Bus} \div [(baud rate) x 4]$$

#### For example:

Internal	Timer	9600	4800	2400	1200
Frequency	Frequency	Baud	Baud	Baud	Baud
2 MHz	500 kHz	\$0034	\$0068	\$00D0	\$01A0




Figure 6. Flowchart for Timer Interrupt Service

#### **Software Example**

The code listing that follows illustrates reading and writing serial data through the timer interface. This simple software loop waits for data to be received and echoes the value back to the sending device.

#### **Code Listing**

```
* SWSCI.ASM
* A software-driven SCI simulation for the 705P6A MCU,
 using the timer's input capture and output compare
* functions.
* Brad Bierschenk, MMD Applications Engineering
* Oak Hill, Austin, Texas
* 08/06/99
* NOTES:
 a) The "SCI" subroutine sets up the transmit routine
   so to send a byte, you have to load it into SCI data
   variable, and JSR to SCI
 b) The "simulated" SCI status and data register are held
   in RAM, and the "simulated" SCI interrupt is really the
   timer interrupt.
* c) Limitation is half-duplex only.
* d) To transmit, use the SCI routine. But you will not
   be able to receive until the transmission is complete.
 e) This requires a part that can digitally read its
   TCAP pin (P6A). Otherwise, a separate input pin should
   be tied to the TCAP pin for polling.
* 4) The P6A REQUIRES a pullup on TCAP to V_{DD} for this
   application.
* Needed P6A bits and bytes
RAMSPACE
        EOU
              $0050
ROMSPACE
        EQU
              $0100
        EQU
              $01
PORTB
PORTC
        EQU
              $02
PORTD
        EQU
              $03
        EQU
              $05
DDRB
```

AN1818

```
DDRC
         EQU
                $06
DDRD
         EQU
                $07
TCR
                $12
         EQU
TSR
                $13
         EQU
                $14
IC1HI
         EQU
IC1L0
         EQU
                $15
OC1HI
                $16
         EQU
OC1LO
         EQU
                $17
TCNTHI
         EQU
                $18
TCNTLO
         EQU
              $19
OLVL
         EQU
                0
IEDG
         EQU
                1
OCF
         EQU
                6
                7
ICF
         EQU
OCIE
         EQU
                6
ICIE
         EQU
                7
* Software SCI equates for RAM variable SCIFlag
TDRE
          EQU
RDRF
          EQU
                5
TX
          EQU
                6
RX
          EQU
                7
;BIT1HI+BIT1LO define the timer delay for 1.5 bit times at given
;baud rate.
;9600
         baud
         EQU
                $00
BITHI
BITLO
              $34
         EQU
BIT1HI
              $00
         EQU
BIT1LO
         EQU
                $48
;4800
         baud
;BITHI
         EQU
                $00
;BITLO
         EQU
                $68
;BIT1HI
                $00
         EQU
;BIT1LO
         EQU
                $9C
;2400
         baud
;BITHI
         EQU
                $00
;BITLO
         EQU
                $D0
                $01
;BIT1HI
         EQU
;BIT1LO
                $38
         EQU
;1200
         baud
;BITHI
         EQU
                $01
;BITLO
                $A0
         EQU
;BIT1HI
         EQU
                $02
;BIT1LO
         EQU
                $70
```

AN1818

```
* ______
* RAM Variables
        ORG
              RAMSPACE
SCIFlag
      RMB
               1
                         ;Simulated Status register
SCIData RMB
               1
                        ;Simulated Data register
* -----
* Start of program code
* ______
        ORG
               ROMSPACE
Begin
        LDA
              #$10
                         ;Set OC pin to high ==> idle line
        STA
              PORTB
        LDA
               #$F7
        STA
               DDRB
        CLR
               SCIFlag
                         ;Clear SCI status register
        CLR
               SCIData
                         ;Clear SCI data register
                         ;Clear possibly set OC & IC flags
        LDA
               TSR
        LDA
               IC1LO
        LDA
               OC1LO
        ; Initialize timer system to OCLevel High (idle)
        ;IC falling edge (detect start bit), disable OCI
        ; enable ICI (SCI ready to receive)
        LDA
               #$81
        STA
               TCR
        BSET
               TX,SCIFlag ;Clear first-entry-to-transmit
                          ;flag
        CLI
                          ;Globally enable interrupts
Main
               RDRF, SCIFlag, * ; Wait for a byte to be received
        BRCLR
        ;Allow \sim\!2 bit times for rest of last bit and stop bit
                         i\sim210~\mu s\sim=55~cycles
               #$09
        LDA
                         ; 2
DelayLoop DECA
                         ; 3
        BNE
               DelayLoop
                          ;3
                          ; Echo back the received byte...
        BCLR
               RDRF, SCIFlag
        JSR
               SCISend
                          ; Wait for next received byte
        BRA
               Main
```

```
* ______
* SCISend sets up the timer module to transmit a byte.
* Uses the OC function to transmit data. Can't receive
* while transmitting (limitation is half-duplex)
* ______
SCISend
         SEI
                          ;Disable interrupts to ensure
                         ;timing
         LDX TCNTHI
                          ;Read current timer value
              TCNTLO
         LDA
         ADD #$15
                         ;Add offset
         STA OC1LO
                          ;Store new value
         TXA
         ADC #$00 ;Accommodate carry if needed
         STA OC1HI
         LDA
              TSR
              OC1LO
         LDA
         STA OC1LO
         LDA #%01000000 ;Generate start bit by setting OLVL
         STA TCR
                         ;bit to falling edge, disable ICI,
                          ;enable OCI
         CLI
                          ;Globally enable interrupts again
         RTS
* T Int is the timer interrupt service routine.
* Must arbitrate whether an IC or OC caused the interrupt,
* to determine whether receiving or transmitting a byte.
* (Timer interrupt ~= SCI Interrupt)
* OC event is either 1) byte transmitting or 2) sampling
* byte being received.
* IC event is the start bit of a received byte
* ______
       LDA TSR
                         Clear any flags
  ; If IC interrupts are enabled, we are in receive mode
  ; and have received start bit on TCAP BRSET ICIE, TCR, Receive
  ; If OC interrupts are enabled, we are either
  ;transmitting a byte, or are sampling a byte coming in
  BRSET
              RX,SCIFlag,RX1
  ; Is SCI receiving?
  ; Is this a byte transmitalready-in-progress?
  ;The BRCLR instruction sets the carry bit to the value
  ; of the bit being tested.
              TX,SCIFlag,TX1
  BRCLR
```

MOTOROLA 11

AN1818

```
; New transmission
  ; Carry bit gets set, clear the flag to indicate
  ;transmit-in-progress.
  ;C = 1 will be rotated into bit 7 of data register
  ; for use as a bit counter.
  BCLR
                  TX, SCIFlag
           ;Transmitting
                               ;Shift next data bit into carry
TX1
           ROR
                   SCIData
           BCC
                   TX2
                               ; If low, go to TX2
                   OLVL,TCR
                               ; If high, next OC level to high
           ; If Data register is zero, and Carry is set, we have
           ; just rotated out the last bit, and need to send the
           ;stop bit.
           BEQ
                  TX_End
                               ; If stop bit, go to TX_End
           LDA
                   OC1LO
                               ;Otherwise, add bit time to OC
           ADD
                   #BITLO
                               ; for the next bit
           TAX
                  OC1HI
           LDA
           ADC
                   #BITHI
           STA
                  OC1HI
           STX
                  OC1LO
           RTI
TX2
           BCLR
                  OLVL,TCR
                               ; Carry was low means next data bit
                                ; so next OC level to low
                               ;Add bit time to OC
           LDA
                   OC1LO
           ADD
                   #BITLO
           TAX
           LDA
                  OC1HI
           ADC
                   #BITHI
           STA
                   OC1HI
           STX
                   OC1LO
           RTI
TX End
           LDA
                  OC1LO
                               ;Add last bit time to OC for the
                                ;stop bit
ADD
           #BITLO
           TAX
           LDA
                  OC1HI
           ADC
                   #BITHI
           STA
                  OC1HI
           STX
                  OC1LO
                  TSR
           LDA
           LDA
                  IC1L0
           LDA
                   #$81
           STA
                               ;Disable OCI, enable ICI
                  TCR
```

```
;Clear first TX entry flag again,
           ; and set the TDRE bit. NOTE that even though
           ; the TDRE bit is set, the TX of the data byte
           ; is not complete, with the rest of the last bit
           ; and the stop bit to be transmitted
           LDA
                  #$50
           STA
                  SCIFlag
           RTI
                               ;Start bit has been received
Receive
           LDA
                  IC1LO
           ADD
                  #BIT1LO
                               ; add 1+1/2 bit times
           TAX
                               ; to OC for the first bit sampling
           LDA
                  IC1HI
           ADC
                  #BIT1HI
           STA
                  OC1HI
           LDA
                  TSR
                  OC1LO
           STX
           BSET
                  RX,SCIFlag
                              ;Set receive-in-progress flag
                  #$41
           LDA
                               ; disable ICI, enable OCI
           STA
                  TCR
           LDA
                  #$80
                               ;Clear data register, set bit 7 as
           STA
                  SCIData
                               ;a bit counter
           RTI
RX1
           BRSET 7, PORTD, RX2
                               ; get bit level from TCAP pin and
RX2
                               ; put it into data variable
           ROR
                  SCIData
                               ; End if it is the last bit
           BCS
                  RX_End
                               ; If not add bit time
           LDA
                  OC1LO
                  #BITLO
                               ; for next sample
           ADD
           TAX
           LDA
                  OC1HI
           ADC
                  #BITHI
           STA
                  OC1HI
           STX
                  OC1LO
           RTI
RX End
                               ;Byte received, clear possibly set
           LDA
                  TSR
                               ;IC flag
                  IC1L0
           LDA
           LDA
                  #$81
                               ;Disable OCI, enable ICI
           STA
                  TCR
           ;Set receive register full flag in RAM
           ; NOTE that even so, the RX byte is not complete
           ; the rest of the data bit and the stop bit are
           ;still on their way.
           BSET
                  RDRF, SCIFlag
                  RX,SCIFlag ;Clear receive-in-progress flag
           BCLR
           RTI
```

AN1818

\* P6A Vector definitions

\* ORG \$1FF8 ;Timer vector

FDB T\_Int

ORG \$1FFE ;Reset vector

FDB

Begin

AN1818

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

#### How to reach us:

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution, P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447. Customer Focus Center, 1-800-521-6274

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu, Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-8573

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334

Mfax™, Motorola Fax Back System: RMFAX0@email.sps.mot.com; http://sps.motorola.com/mfax/;

TOUCHTONE, 1-602-244-6609; US and Canada ONLY, 1-800-774-1848

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.

© Motorola, Inc., 1999

