# Understanding Advanced Bus-Interface Products 

SCAA029
May 1996

## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## Contents

## Title <br> Page

Introduction ...................................................................................................................... 1
Device Family Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
ABT Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
ABTE Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
ALVC Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
CBT Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

GTL Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
LV Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
LVC Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
LVT Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
LVTZ Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Detailed Comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Input and Output Characteristics ................................................................................................. . . . . 4
CMOS and BiCMOS Input Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
BiCMOS Output Characteristics (ABT and LVT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
CMOS Output Characteristics (ALVC, LVC, and LV) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Incident-Wave Switching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
GTL Input/Output Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Power Calculation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Package Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Advanced Packaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Output Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
ac Performance ............................................................................................................... 23
Simultaneous-Switching Phenomenon . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Simultaneous-Switching Solutions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Effects of Simultaneous Switching and Capacitive Loading on Propagation Delay . . . . . . . . . . . . . . . . . . . . . . . . . 31
Skew .................................................................................................................................. . . . 35
Bus-Hold Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Partial Power Down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Power-Up or Power-Down High Impedance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Additional Design Considerations for GTL and BTL/FB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
GTL ............................................................................................................................. . . . . 39


# Contents (continued) 

Title Page
Conclusion ..................................................................................................................................
Acknowledgment ........................................................................................................ . 41
References ................................................................................................................................ 41

## List of Illustrations

Figure Title Page
1 Switching Standards With Guaranteed Thresholds ..... 4
2 Typical Input Cell for 5-V Families ..... 5
3 Typical Input Cell for 3.3-V Families ..... 5
4 Supply Current vs Input Voltage (ABT - One Input) ..... 5
5 Input Characteristic Impedance of 3.3-V and 5-V Families ..... 6
6 Typical Output Cell for 5-V Families ..... 7
7 Typical Output Cell for 3.3-V Families ..... 7
8 Output-Low Characteristic Impedance of 3.3-V and 5-V Families ..... 8
9 Output-High Characteristic Impedance of 3.3-V and 5-V Families ..... 9
10 Reflected-Wave Switching ..... 10
11 Typical GTL and BTL/FB Input and Output Cells ..... 11
12 GTL and BTL/FB Input and Output Characteristic Impedance ..... 12
13 Power Consumption With Single-Output Switching ..... 14
14 Power Consumption With All-Outputs Switching ..... 15
15 FB1650 and GTL16612 Power Consumption With Single- and All-Outputs Switching ..... 16
16 Functional Frequency Using Standard Load Specified in Data Sheets ..... 16
17 Advanced Packages ..... 19
18 Distributed Pinout of 'ABT16244A ..... 21
19 Cross-Section of Thermally Enhanced EIAJ 100-Pin TQFP ..... 21
20 Capacitance Variation Between Families ..... 22
21 Simultaneous-Switching Output Model ..... 23
22 Simultaneous-Switching-Noise Waveform ..... 23
23 dc Noise Margin ..... 24
24 Typical Output Low-Voltage Peak ( $\mathrm{V}_{\mathrm{OLP}}$ ) on 3.3-V and 5-V Families ..... 25
25 Typical Output High-Voltage Valley ( $\mathrm{V}_{\mathrm{OHV}}$ ) on 3.3-V and 5-V Families ..... 25
26 Typical Output Peak ( $\mathrm{V}_{\mathrm{OLP}}$ ) and Valley $\left(\mathrm{V}_{\mathrm{OHV}}\right)$ on GTL and BTL ..... 26
27 Typical Output Rise and Fall Time Measured Between Specified Levels or Voltages ..... 27
28 Typical Output Rise and Fall Time Measured Between Specified Levels or Voltages ..... 28
29 Typical Output Rise Time as the Number of Outputs Switching Increases ..... 29
30 Typical Output Fall Time as the Number of Outputs Switching Increases ..... 30
31 Typical Propagation Delay vs Number of Outputs Switching (Standard Load) ..... 32
32 Typical tPHL vs Capacitive Load ..... 33
33 Typical tPLH vs Capacitive Load ..... 34

## List of Illustrations (continued)

Figure Title Page
34 Skew $=\mid$ tpLH3 $^{-}$t tpLh4 $\mid$ ..... 35
35 Typical Skew Between Outputs ..... 35
36 Typical Bus-Hold Cell ..... 36
37 Simplified Input Structures for CMOS and ABT Devices ..... 37
38 Example of Partial-System Power Down ..... 37
39 Power-Up and Power-Down High Impedance Up to 2.1 V (ABT, FB) and 1.5 V (LVTZ) ..... 38
40 Power-Up High Impedance With Active-Low Control Pin ..... 38
41 Proposed Circuit to Generate $V_{\text {REF }}$ ..... 39
Tables
Table Title Page
1 Input Transition Rise or Fall Rate as Specified in Data Sheets ..... 6
$2 \Theta_{\mathrm{JA}}$ for Different Packages ..... 20
3 List of Devices With Bus Hold ..... 36
4 Data-Sheet Specification for Bus Hold ..... 36
5 Summary of the Various Features and Characteristics of the Device Families ..... 40

## Introduction

The purpose of this application report is to assist the designers of high- or low-performance digital logic systems in using the Advanced System Logic (ASL) families: LV, LVC, LVT, ALVC, ABT, ABTE, ALB, GTL, FB, and CBT. A family introduction, followed by a detailed comparison of the electrical characteristics, is provided to help designers understand the differences between these products. In addition, typical data is provided to give the hardware designer a better understanding of how these families operate under various conditions.

## Device Family Overview

## ABT Family

The ABT family is Texas Instruments (TI) second-generation family of BiCMOS bus-interface products. It is manufactured using the latest $0.8-\mu$ BiCMOS process, and provides high drive up to 64 mA and propagation delays below the 5-ns range, while maintaining very low power consumption. ABT products are well suited for live-insertion applications with an $\mathrm{I}_{\text {off }}$ specification of 0.1 mA . To reduce transmission-line effects, the ABT family has series-damping resistor options. Furthermore, there are special ABT parts that provide extremely high-current drive ( 180 mA ) to transmit down to $25-\Omega$ transmission lines. Advanced bus functions, such as universal bus transceivers (UBT ${ }^{T M}$ ), perform a wide variety of bus-interface functions. Multiplexing options for memory interleaving and bus upsizing or downsizing also are provided. ABT devices are available in octal, Widebus ${ }^{T M}$, or Widebus $+{ }^{T M}$. Widebus ${ }^{T M}$ and Widebus $+{ }^{T M}$ packages feature higher performance with reduced noise and flow-through pinout for easier board layout. In addition, Widebus $+^{T M}$ devices have bus-hold circuitry on the inputs to eliminate the need for external pullup resistors for floating inputs.

## ABTE Family

ABTE provides wider noise margins and is backward-compatible with existing TTL logic. ABTE devices support the VME64-ETL specification, with tight tolerances on skew and transition times. ABTE is manufactured using the latest $0.8-\mu$ BiCMOS process and provides high drive up to 90 mA . Other features include a bias pin and internal pullup resistors on control pins for maximum live-insertion protection. Bus-hold circuitry eliminates external pullup resistors on the inputs and series-damping resistors on the outputs damp reflections.

## ALVC Family

The highest performance $3.3-\mathrm{V}$ bus-interface family is the ALVC family. These specially designed 3-V products are processed in $0.6-\mu$ CMOS technology, giving typical propagation delays of less than 3 ns , along with current drive of 24 mA and static power consumption of $40 \mu \mathrm{~A}$ for bus-interface functions. ALVC devices have bus-hold cells on inputs to eliminate the need for external pullup resistors for floating inputs. The family also includes innovative functions for memory interleaving, multiplexing, and interfacing to synchronous DRAMs. The ALVC family is available in the Widebus ${ }^{\text {TM }}$ footprint with advanced packaging, such as shrink small-outline package (SSOP) and thin shrink small-outline package (TSSOP).

## CBT Family

In today's computing market, power and speed are two of the main concerns. CBT addresses both of these issues in bus-interface applications. CBT enables a bus-interface device to function as a very fast bus switch, effectively isolating buses when the switch is open, and causing very little propagation delay when the switch is closed. These devices function as high-speed bus interfaces between computer-system components such as the central processing unit (CPU) and memory. CBT devices also can be used as 5-V to 3.3-V translators, allowing designers to mix $5-\mathrm{V}$ or $3.3-\mathrm{V}$ components in the same system. CBT devices are available in advanced packaging, such as SSOP and TSSOP for reduced board area.

## FB Family

The Futurebus (FB)-series devices are used for high-speed bus applications and are fully compatible with the IEEE 1194.1-1991 (BTL) standard. These transceivers are available in 7-, 8-, 9-, and 18 -bit versions with TTL and BTL translation in less than 5 -ns performance. Other features include drive up to 100 mA and bias pins for live-insertion applications.

## GTL Family

GTL technology is a new reduced-voltage switching standard that provides high-speed, point-to-point communications, with low power dissipation. TI offers GTL/TTL translators to interface with the TTL-based subsystems. Designers use the GTL-switching standards for speed-sensitive subsystems, and use the translators to interface with the rest of the system. GTL devices feature innovative circuitry, such as bus hold on the TTL inputs, to eliminate the need for external pullup resistors for floating inputs, which reduces power, cost, and board-layout time. Output edge-rate control ( $\mathrm{OEC}^{\text {TM }}$ ) is offered on the outputs to reduce electromagnetic interference (EMI) caused by the high frequencies of GTL. Industry-leading packaging, such as SSOP and TSSOP, is available for higher performance and reduced board space.

## LV Family

TI's LV CMOS technology products are specially-designed parts for $3-\mathrm{V}$ power supply use with the same 5 - V performance characteristics of HCMOS logic. The LV family is a $2-\mu$ CMOS process that provides up to 8 mA of drive, and propagation delays of 18 ns maximum, while having a static power consumption of only $20 \mu \mathrm{~A}$ for both bus-interface and gate functions.The LV family is available in the octal footprint with advanced packaging, such as small-outline integrated circuit (SOIC), SSOP, and TSSOP.

## LVC Family

TI's LVC logic products are specially designed parts for $3-\mathrm{V}$ power supply use, with about the same performance as the $5-\mathrm{V}$ 74 F family. The LVC family is a high-performance version with $0.8-\mu$ CMOS process technology, $24-\mathrm{mA}$ current drive, and 6.5 -ns maximum propagation delays for driver operations. The LVC family includes both bus-interface and gate functions, with 50 different functions planned.The LVC family is available in the octal and Widebus ${ }^{\mathrm{TM}}$ footprints with advanced packaging, such as SOIC, SSOP, and TSSOP. Many LVC devices are available with 5-V tolerant inputs and outputs.

## LVT Family

The specially designed 3-V LVT family uses the latest $0.8-\mu$ BiCMOS process technology for bus-interface functions. Like its $5-\mathrm{V}$ ABT counterpart, LVT provides up to 64 mA of drive, $4-\mathrm{ns}$ propagation delays, and in addition, consumes less than $100 \mu \mathrm{~A}$ of standby power. The bus-hold feature eliminates external pullup resistors and I/Os that can handle up to 7 V , which allows them to act as $5-\mathrm{V} / 3-\mathrm{V}$ translators.The LVT family is available in octal and Widebus ${ }^{\text {TM }}$ footprints with advanced packaging, such as SOIC, SSOP, and TSSOP.

## LVTZ Family

The LVTZ family offers all of the features found in TI's standard LVT family. In addition, LVTZ incorporates circuitry to protect the devices in live-insertion applications. The device goes to the high-impedance state during power up and power down, which is called power-up 3-state (PU3S). The LVTZ family is available in the octal footprint with advanced packaging, such as SOIC, SSOP, and TSSOP.

## Detailed Comparison

The major subject areas covered in this application report are:

- Input characteristics
- Maximum input slew rate
- Output characteristics (drive capability)
- $5-\mathrm{V}$ tolerant inputs/outputs
- Power consideration
- Package power dissipation
- Output capacitance
- ac characteristics
- Advanced packaging
- Bus hold
- Partial power down and live-insertion capability
- Power-up and power-down high impedance
- Additional design considerations for GTL and BTL/FB

The characterization information provided is typical data and is not intended to be used as minimum or maximum specifications, unless noted as such. All devices used in this application report are of the Widebus ${ }^{T M}$ families, except for LV, which uses octal devices instead (Widebus ${ }^{\mathrm{TM}}$ packages are not available).
For more information on TI logic products, please contact your local TI field sales office or an authorized distributor, or call Texas Instruments at 1-800-336-5236.

This application report provides engineers with the information necessary for a better understanding of TI advanced logic products. These products vary from low speed; low drive to high speed; and high drive with multiple power grades, depending on the technology, as well as the power supply. This report discusses in more detail the characteristics of these families, including:

- I/O structure and impedance
- Maximum input slew rate that is tolerated before the device begins to oscillate
- Ability of I/Os to retain data when powered down (selected families only)
- Ability of output to remain in high-impedance state when $\mathrm{V}_{\mathrm{CC}}$ is ramping up or down
- Ability of 3.3-V inputs and outputs to withstand and drive $5-\mathrm{V}$ signals
- Live-insertion capability (selected families)
- ac characteristics, such as power consumption, noise immunity, capacitive loading, speed, ground bounce, rise and fall time, skew, and packaging

Each family performs uniquely, depending on the design application. Understanding these characteristics will help designers choose the right family for the best design. This comparison reveals that TI provides a compelling solution in both point-to-point and backplane environments.

Several devices from each family were used to study the various performance levels. Characterization boards with standard loads (as specified in data sheets) were used in most cases to perform the laboratory work supporting this application report. A $10-\mathrm{MHz}$ input frequency was used, unless otherwise noted. A resistive termination to both $\mathrm{V}_{\mathrm{CC}}$ and GND was used, except for FB and GTL, which require a resistive load to $\mathrm{V}_{\mathrm{CC}}$ only. Figure 1 illustrates all switching standards that are used in this application report.


Figure 1. Switching Standards With Guaranteed Thresholds

Input and Output Characteristics
In recent years, CMOS and BiCMOS logic families have further strengthened their position in the semiconductor market. New designs have adopted both technologies in almost every system that exists, whether it is a PC, a workstation, or a digital switch. However, when designing with such technologies, one must understand the characteristics of these families and the way inputs and outputs behave in systems. It is very important for the designer to follow all rules and restrictions that the manufacturer stipulates, as well as designing within the data sheet specifications. Since data sheets do not cover the input and output behavior in detail, this section explains the input and output characteristics of CMOS, BiCMOS, GTL, and BTL/FB families. Understanding the behavior of these inputs and outputs results in more robust designs and fewer reliability concerns.

## CMOS and BiCMOS Input Characteristics

Both advanced CMOS (ALVC, LVC, and LV) and BiCMOS (ABT, LVT, GTL A port and FB A port) families have a CMOS input structure. The input is an inverter consisting of a p-channel to $\mathrm{V}_{\mathrm{CC}}$ and an $n$-channel to GND, as shown in Figures 2 and 3 . When a low level is applied to the input, the p-channel transistor is ON and the n -channel is OFF, resulting in the current flowing from $\mathrm{V}_{\mathrm{CC}}$ and pulling the node to a high state. When a high level is applied, the n -channel transistor is ON and the p-channel is OFF and the current flows to GND, pulling the node low. In both cases, no current flows from $\mathrm{V}_{\mathrm{CC}}$ to GND. However, when switching from one state to another, the input crosses the threshold region, causing the $n$-channel and the p-channel to be turned on simultaneously, generating a current path between $\mathrm{V}_{\mathrm{CC}}$ and GND. This current surge can be damaging, depending on the length of time that the input is in the threshold region $(0.8 \mathrm{~V}$ to 2 V$)$. The supply current $\left(\mathrm{I}_{\mathrm{CC}}\right)$ can rise up to several milliamperes (mA) per input, peaking at approximately $1.5-\mathrm{V}_{\mathrm{IN}}$ (see Figure 4). However, this is not a problem when switching states at the data-sheet-specified input transition time (see Table 1).


Figure 2. Typical Input Cell for 5-V Families


5-V-TOLERANT INPUT STAGE (LVC/LVT/ALVC)


NON-5-V-TOLERANT INPUT STAGE (LV)

Figure 3. Typical Input Cell for 3.3-V Families


Figure 4. Supply Current vs Input Voltage (ABT - One Input)

Table 1. Input Transition Rise or Fall Rate as Specified in Data Sheets recommended operating conditions

|  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $\Delta t / \Delta v \quad$ Input transition rise or fall rate $\dagger$ | ABT octals, FB (A port) | 5 | $\mathrm{ns} / \mathrm{V}$ |
|  | ABT Widebus ${ }^{\text {TM }}$, Widebus $+^{\text {TM }}$ | 10 |  |
|  | LVT, LVC, ALVC, GTL (A port) | 10 |  |
|  | LV | 100 |  |

$\dagger$ Unless otherwise noted in data sheets
Figure 5 shows the input characteristic impedance of both 3.3-V and 5-V families. One can see the effect of the clamping diodes when the input is below ground (all families) and above $\mathrm{V}_{\mathrm{CC}}$ for LV only.

$\ddagger$ Octal, Widebus, and Widebus+ devices with series damping resistor on the output ( $25 \Omega$ typical)
Figure 5. Input Characteristics Impedance of $3.3-\mathrm{V}$ and 5 -V Families

## BiCMOS Output Characteristics (ABT and LVT)

Figure 6 is a simplified schematic of an ABT output stage. Data is transmitted to the gate of M1, which acts as a simple current switch. When M1 is turned on, current flows through R1 and M1 to the base of Q4, turning it on and driving the output low. At the same time, the base of Q2 is pulled low, turning off the upper output. For a low-to-high transition, the gate of M1 must be driven low, turning M1 off. Current through R1 will charge the base of Q2, pulling it high and turning on the Darlington pair, consisting of Q2 and Q3. Meanwhile, with its supply of base drive cut off, Q4 turns off, and the output switches from low to high. R2 is used to limit output current in the high state, and D1 is a blocking diode used to prevent reverse current flow in specific power-down applications. LVT I/Os have characteristics similar to ABT, with added CMOS pullup and pulldown for rail-to-rail switching.


## ABT OUTPUT STAGE

## Figure 6. Typical Output Cell for 5-V Families

Figure 7 shows a simplified LVT output and illustrates the mixed-mode capability designed into the output stage. This combination of a high-drive TTL stage, along with the rail-to-rail CMOS switching, gives the LVT series exceptional application flexibility. These parts have the same drive characteristics as 5-V ABT devices and provide the dc drive needed for existing $5-\mathrm{V}$ backplanes. Thus, using LVT is a simple way to reduce system power via the migration to 3.3-V operation. Not only can LVT devices operate as 3-V- to $5-\mathrm{V}$-level translators by supporting $5-\mathrm{V}$ input or $\mathrm{I} / \mathrm{O}$ voltages $\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to 3.6 V ), but also the inputs can withstand 5.5 V , even when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$. This allows for the devices to be used under partial system power-down and live-insertion applications.


Figure 7. Typical Output Cell for 3.3-V Families

## CMOS Output Characteristics (ALVC, LVC, and LV)

Figure 7 also shows a simplified LV, LVC, and ALVC output stage. LV and ALVC are pure 3.3-V families. They cannot be used to translate between 5-V and 3.3-V environments. ALVC is currently the fastest CMOS logic available. It is used primarily for high-speed memory and point-to-point applications with medium drive capability ( $\pm 24 \mathrm{~mA}$ ). LV is designed for low-speed, low-drive ( $\pm 8-6 \mathrm{~mA}$ ) applications. It is similar to HC and HCT. LVC, on the other hand, is used for on-board and memory applications that require medium performance and medium drive logic, as well as translation between $5-\mathrm{V}$ and 3.3-V signals. These parts have the same drive characteristics as ALVC devices. Not only can LVC devices operate as 3-V- to 5-V-level translators by supporting $5.5-\mathrm{V}$ input or $\mathrm{I} / \mathrm{O}$ voltages $\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to 3.6 V$)$, but the inputs can withstand 5.5 V , even when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$. This permits the devices to be used under partial system power-down and live-insertion applications.

The $\mathrm{I}_{\mathrm{OH}} / \mathrm{V}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{OL}}$ curves for the above familes are shown in Figures 8 and 9 . With their specified $\mathrm{I}_{\mathrm{OL}}$ and $\mathrm{I}_{\mathrm{OH}}$, some of these families will accommodate many standard bus specifications. However, these devices are capable of driving well beyond these limits. This is important when considering switching a low-impedance backplane on the incident wave. CBT, on the other hand, has no drive capability; its output impedance is purely resistive $\left(\mathrm{V}=\mathrm{I}^{*} \mathrm{R}\right)$ as shown in Figures 2,8 , and 9 .


Figure 8. Output-Low Characteristic Impedance of 3.3-V and 5-V Families


Figure 9. Output-High Characteristic Impedance of 3.3-V and 5-V Families

## Incident-Wave Switching

Incident-wave switching ensures that, for a given transition (either high-to-low or low-to-high), the output reaches a valid $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ level on the initial wave front (i.e., does not require reflections). Figure 10 shows potential problems a designer might encounter when a device does not switch on the incident wave. A shelf below $\mathrm{V}_{\mathrm{IL}}(\max )$, signal A , causes the propagation delay to slow by the amount of time it takes for the signal to reach the receiver and reflect back. Signal B shows the case where there is a shelf in the threshold region. When this happens, the input to the receiver is uncertain and could cause several problems associated with slow input edges, depending on the length of time the shelf remains in this region. Signal C will not cause a problem because the shelf does not occur until the necessary $\mathrm{V}_{\mathrm{IH}}$ level has been attained.


Figure 10. Reflected-Wave Switching
Using typical $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ values, along with data points from the curves, one can calculate the typical impedance the device can drive. For example, an ABT device can typically drive a line (from either end) in the $25-\Omega$ range on the incident wave. However, if the same line is driven from the middle, the effective impedance seen by the driver is half its original value ( $12.5 \Omega$ ), which requires more current to switch it on the incident wave.
For a low-to-high transition, ( $\mathrm{I}_{\mathrm{OH}}=85 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ ):

$$
\begin{equation*}
\mathrm{Z}_{\mathrm{LH}}=\frac{\mathrm{V}_{\mathrm{OH}}(\mathrm{~min})-\mathrm{V}_{\mathrm{OL}}(\mathrm{typ})}{\mathrm{I}_{\mathrm{OH}}}=\frac{2.4 \mathrm{~V}-0.3 \mathrm{~V}}{85 \mathrm{~mA}}=25 \Omega \tag{1}
\end{equation*}
$$

For a high-to-low transition, ( $\mathrm{I}_{\mathrm{OL}}=135 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ ):

$$
\begin{equation*}
\mathrm{Z}_{\mathrm{HL}}=\frac{\mathrm{V}_{\mathrm{OH}}(\mathrm{typ})-\mathrm{V}_{\mathrm{OL}}(\max )}{\mathrm{I}_{\mathrm{OL}}}=\frac{3.5 \mathrm{~V}-0.5 \mathrm{~V}}{135 \mathrm{~mA}}=22 \Omega \tag{2}
\end{equation*}
$$

## GTL and BTL Input/Output Structure

BTL and GTL buffers are designed with minimal output capacitance ( $5-\mathrm{pF}$ max) , compared to a TTL output buffer ( $8-\mathrm{pF}$ to $15-\mathrm{pF}$ typ). A TTL or a CMOS output capacitance, coupled with the capacitance of the connectors, the traces, and the vias, reduces the characteristic impedance of the backplane. For a high-frequency environment, this phenomenon makes it difficult for the TTL or CMOS driver to switch the signal on the incident wave. A TTL or CMOS device needs a higher drive current than is presently available to be able to switch the signal under these conditions. However, increasing the output drive clearly increases the output capacitance. This scenario again reduces the characteristic impedance even more. That is why a lower-signal-swing family with reduced output capacitance, like BTL or GTL, is recommended when designing high-speed backplanes.

The GTL input receiver is a differential comparator with one side connected to the reference voltage ( $\mathrm{V}_{\mathrm{REF}}$ ), which is provided externally ( $0.8-\mathrm{V}$ typ). The threshold is designed with a precise window for maximum noise immunity $\left(\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {REF }}+50 \mathrm{mV}\right.$ and $\mathrm{V}_{\text {IL }}=\mathrm{V}_{\text {REF }}-50 \mathrm{mV}$ ). The output driver is an open-drain n-channel device that, when turned off, is pulled up to the output supply voltage $\left(\mathrm{V}_{\mathrm{TT}}=1.2-\mathrm{V}\right.$ typ), and when turned on, the device can sink up to 40 mA of current $\left(\mathrm{I}_{\mathrm{OL}}\right)$ at a maximum output voltage ( $\mathrm{V}_{\mathrm{OL}}$ ) of 0.4 V . The output is designed for a doubly-terminated $50-\Omega$ transmission line ( $25-\Omega$ total load). The I/Os are designed to work independently of the device's $\mathrm{V}_{\mathrm{CC}}$. They can communicate with devices designed for $5-\mathrm{V}, 3.3-\mathrm{V}$, or even $2.5-\mathrm{V}_{\mathrm{CC}}$. The TTL input is a 5 - V -tolerant, $3.3-\mathrm{V}$ CMOS inverter (can interface with $5-\mathrm{V}$ TTL signals). Bus hold is also provided on the TTL port to eliminate the need for external resistors when the I/Os are unused or floating. The TTL output is a bipolar output. It is similar to the LVT output structure. The family requires two power supplies to function: a $5-\mathrm{V}$ supply $\left[\mathrm{V}_{\mathrm{CC}(5)}\right]$ for the GTL I/Os and 3.3-V supply $\left[\mathrm{V}_{\mathrm{CC}(3.3)}\right]$ for the LVTTL I/Os. The $5-\mathrm{V}$ supply is used only on the GTL16612 and GTL16616. The maximum frequency at which the current family operates is 95 MHz (GTL16612 and GTL16616). Future functions such as GTL16622 and GTL16922, will be available as samples in early 1996 and will be released at the end of the year. They run as high as 200 MHz in both directions (GTL-to-TTL or TTL-to-GTL) and have a single 3.3-V power supply. GTL16922 has 5-V-tolerant TTL I/Os. Figure 11 shows a typical GTL input and output circuit and Figure 12 shows their characteristic impedance. Since GTL has an open-drain output, only the $\mathrm{I}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{OL}}$ curve is displayed.


Figure 11. Typical GTL and BTL/FB Input and Output Cells


Figure 12. GTL and BTL/FB Input and Output Characteristic Impedance
The BTL input receiver is a differential amplifier, with one side connected to an internal reference voltage. The threshold is designed with a narrow window $\left(\mathrm{V}_{\mathrm{IH}}=1.62 \mathrm{~V}\right.$ and $\left.\mathrm{V}_{\mathrm{IL}}=1.47 \mathrm{~V}\right)$. Unlike GTL, BTL requires a separate supply voltage for the threshold circuit. It eliminates any noise generated by the switching outputs. The output driver is an open-collector output with a termination resistor selected to match the bus impedance. When the device is turned off, the output is pulled up to output supply voltage $\left(\mathrm{V}_{\mathrm{TT}}=2.1-\mathrm{V}\right.$ typ $)$. The $\mathrm{I} / \mathrm{Os}$ work independently of the device's $\mathrm{V}_{\mathrm{CC}}$; they communicate with devices designed for $5-\mathrm{V}$ or $3.3-\mathrm{V}_{\mathrm{CC}}$. The TTL input is a $5-\mathrm{V}$ CMOS inverter and the output is a bipolar output similar to the ABT output structure. BTL requires three power supplies: the main power supply $\left(\mathrm{V}_{\mathrm{CC}}\right)$, the bias generator supply $\left(\mathrm{BG} \mathrm{V}_{\mathrm{CC}}\right)$, and the bias supply voltage (BIAS $\mathrm{V}_{\mathrm{CC}}$ ) that establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when $\mathrm{V}_{\mathrm{CC}}$ is not connected. The recommended frequency at which the family runs is in the $30-\mathrm{MHz}$ to $75-\mathrm{MHz}$ range, depending on the application as well as the board layout. Figure 11 shows a typical BTL input and output circuit and Figure 12 shows their characteristic impedance. Since BTL has an open-collector output, only the $\mathrm{I}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{OL}}$ curve is displayed.

## Power Consumption

Several factors influence the power consumption of a device: frequency of operation, number of outputs switching, load capacitance, number of TTL-level inputs, junction temperature, ambient temperature, and thermal resistance of the device. The maximum operating frequency is limited by the thermal characteristics of the package. TI provides package power-dissipation information in data sheets under "absolute maximum ratings". These numbers are calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils (no airflow). Refer to the Package Thermal Considerations application report in the ABT data book for the relationship between junction temperature and reliability. Traces, power planes, connectors, and cooling fans play an important role in improving the heat dissipation. Figures 13 through 15 show the typical power consumption with single- or all-outputs switching. Figure 16 also shows the maximum frequency at which a family can operate and still meet the $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ specifications. No frequency beyond the maximum number is acceptable. Note that all registered devices were tested based on the clock frequency, and the nonregistered devices were tested based on the input frequency.


Figure 13. Power Consumption With Single-Output Switching


Figure 14. Power Consumption With All-Outputs Switching


Figure 15. FB1650 and GTL16612 Power Consumption With Single- and All-Outputs Switching
$\dagger$ Data is based on the input signal characteristics: $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$.
Figure 16. Functional Frequency Using Standard Load Specified in Data Sheets

## Power Calculation

When calculating the total power consumption of a circuit, both the static and the dynamic currents must be taken into account. Both bipolar and BiCMOS devices have varying static-current levels, depending on the state of the output $\left(\mathrm{I}_{\mathrm{CCL}}, \mathrm{I}_{\mathrm{CCH}}\right.$, or $\mathrm{I}_{\mathrm{CCZ}}$ ), while a CMOS device has a single value for $\mathrm{I}_{\mathrm{CC}}$. These values are given in the individual data sheets. All inputs or I/Os (except GTL or BTL I/Os), when driven at TTL levels, consume additional current because they may not be driven all the way to $\mathrm{V}_{\mathrm{CC}}$ or GND; therefore, the input transistors are not completely turned off. This value is known as $\Delta \mathrm{I}_{\mathrm{CC}}$ and is provided in the data sheet.

Dynamic power consumption results from charging and discharging both internal parasitic capacitances and external load capacitance. The parameter for CMOS devices that accounts for the parasitic capacitances is known as $\mathrm{C}_{\mathrm{pd}}$. It is obtained using equation 2 and is found in the data sheet.

$$
\begin{equation*}
\mathrm{C}_{\mathrm{pd}}=\frac{\mathrm{I}_{\mathrm{CC}}(\text { dynamic })}{\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\mathrm{i}}}-\mathrm{C}_{\mathrm{L}} \tag{3}
\end{equation*}
$$

Where:
$\mathrm{f}_{\mathrm{i}} \quad=$ Input frequency $(\mathrm{Hz})$
$\mathrm{V}_{\mathrm{CC}}=$ Supply voltage (V)
$\mathrm{C}_{\mathrm{L}}=$ Load capacitance (F)
$\mathrm{I}_{\mathrm{CC}}=$ Measured value of current into the device (A)
Although a $\mathrm{C}_{\mathrm{pd}}$ value is not provided for ABT and LVT, the $\mathrm{I}_{\mathrm{CC}}$-versus-frequency curves display essentially the same information (see Figures 13 through 15). The slope of the curve provides a value in the form of $\mathrm{mA} /(\mathrm{MHz} \times \mathrm{bit})$ that, when multiplied by the number of outputs switching and the desired frequency, provides the dynamic power dissipated by the device without the load current.

Equations 4 through 7 are used to calculate total power for CMOS or BiCMOS devices:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{T}}=\mathrm{P}_{\mathrm{S} \text { (tatic) }}+\mathrm{P}_{\mathrm{D} \text { (ynamic) }} \tag{4}
\end{equation*}
$$

## CMOS

CMOS-level inputs

$$
\begin{align*}
& P_{S}=V_{C C} \times I_{C C}  \tag{5}\\
& P_{D}=\left(C_{p d} \times f_{i}+C_{L} \times f_{o}\right) \times V_{C C}^{2} \times N_{s w} \tag{6}
\end{align*}
$$

TTL-level inputs

$$
\begin{align*}
& P_{S}=\left[I_{C C}+\left(N_{T T L} \times \Delta I_{C C} \times \mathrm{DC}_{\mathrm{d}}\right)\right]  \tag{7}\\
& \mathrm{P}_{\mathrm{D}}=\left(\mathrm{C}_{\mathrm{pd}} \times \mathrm{f}_{\mathrm{i}}+\mathrm{C}_{\mathrm{L}} \times \mathrm{f}_{\mathrm{o}}\right) \times \mathrm{V}_{\mathrm{CC}}^{2} \times \mathrm{N}_{\mathrm{sw}} \tag{8}
\end{align*}
$$

## BiCMOS

Note: $\Delta \mathrm{I}_{\mathrm{CC}}=0$ for bipolar devices.

$$
\begin{align*}
& P_{\mathrm{S}}=\mathrm{V}_{\mathrm{CC}}\left[\mathrm{DC}_{\mathrm{en}}\left(\mathrm{~N}_{\mathrm{H}} \times \frac{\mathrm{I}_{\mathrm{CCH}}}{\mathrm{~N}_{\mathrm{T}}}+\mathrm{N}_{\mathrm{L}} \times \frac{\mathrm{I}_{\mathrm{CCL}}}{\mathrm{~N}_{\mathrm{T}}}\right)+\left(1-\mathrm{DC}_{\mathrm{en}}\right) \mathrm{I}_{\mathrm{CCZ}}+\left(\mathrm{N}_{\mathrm{TTL}} \times \Delta \mathrm{I}_{\mathrm{CC}} \times \mathrm{DC}_{\mathrm{d}}\right)\right]  \tag{9}\\
& \mathrm{P}_{\mathrm{D}}=\left[\mathrm{DC}_{\mathrm{en}} \times \mathrm{N}_{\mathrm{sw}} \times \mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\mathrm{i}} \times\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) \times \mathrm{C}_{\mathrm{L}}\right]+\left[\mathrm{DC}_{\mathrm{en}} \times \mathrm{N}_{\mathrm{sw}} \times \mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{2} \times \mathrm{I}_{\mathrm{CCD}}\right] \times 10^{-3} \tag{10}
\end{align*}
$$

Where:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\text { Supply voltage (V) } \\
& \mathrm{I}_{\mathrm{CC}}=\text { Power supply current (A) (from the data sheet) } \\
& \mathrm{I}_{\mathrm{CCL}}=\text { Power supply current (A) when outputs are in low state (from the data sheet) } \\
& \mathrm{I}_{\mathrm{CCH}}=\text { Power supply current (A) when outputs are in high state (from the data sheet) } \\
& \mathrm{I}_{\mathrm{CCZ}}=\text { Power supply current (A) when outputs are in high-impedance state (from the data sheet) } \\
& \mathrm{I}_{\mathrm{CC}}=\text { Power supply current (A) when one input is at a TTL level (from the data sheet) } \\
& \mathrm{DC}_{\mathrm{en}}=\% \text { duty cycle enabled ( } 50 \%=0.5 \text { ) } \\
& \mathrm{DC}_{\mathrm{d}}=\% \text { duty cycle of the data }(50 \%=0.5) \\
& \mathrm{N}_{\mathrm{H}}=\text { Number of outputs in high state } \\
& \mathrm{N}_{\mathrm{L}}=\text { Number of outputs in low state } \\
& \mathrm{N}_{\mathrm{sw}}=\text { Total number of outputs switching } \\
& \mathrm{N}_{\mathrm{T}}=\text { Total number of outputs } \\
& \mathrm{N}_{\mathrm{TTL}}=\text { Number of inputs driven at TTL levels } \\
& \\
& \mathrm{f}_{\mathrm{i}}=\text { Input frequency (Hz) } \\
& \mathrm{f}_{\mathrm{O}} \quad=\text { Ouput frequency (Hz) } \\
& \mathrm{f}_{1}=\text { Operating frequency (Hz) } \\
& \mathrm{f}_{2}=\text { Operating frequency (MHz) } \\
& \mathrm{V}_{\mathrm{OH}}=\text { Output voltage }(\mathrm{V}) \text { in high state } \\
& \mathrm{V}_{\mathrm{OL}}=\text { Output voltage }(\mathrm{V}) \text { in low state } \\
& \mathrm{C}_{\mathrm{L}} \\
& \mathrm{I}_{\mathrm{CCD}}
\end{aligned}
$$

For GTL and BTL/FB devices, the power consumption/calculation is similar to a BiCMOS device, with the addition of the output power consumption through the pullup resistor, since GTL is open drain and BTL/FB is open collector.

## Package Power Dissipation

Thermal awareness became an industry concern when surface-mount technology (SMT) packages began replacing through-hole (DIP) packages in PCB designs. Circuits operating at the same power enclosed in a smaller package meant higher power density. To add to the issue, systems required increased throughput, which resulted in higher frequencies, increasing the power density even further. Not only do these same issues concern designers today, they are getting progressively more severe.

Figure 17 explains part of the reason for increased attention to thermal issues. As a baseline for comparison, the 24-pin small-outline integrated circuit (SOIC) is shown, along with several fine-pitch packages supplied by TI, including the 24 - and 48-pin SSOP, 24- and 48-pin TSSOP, and 100-pin thin quad flat pack (TQFP). The 24-pin TSSOP (8, 9, and 10 bits) allows for the same circuit functionality of the 24-pin SOIC to be packaged in less than a third of the area, while the 48-pin TSSOP $(16,18$, and 20 bits) occupies less area and has twice the functionality of the 24 -pin SOIC. This same phenomenon is expanded even further with the 100-pin TQFP ( 32 and 36 bits), which is the functional equivalent of four 24-pin or two 48-pin devices, with additional board savings over that of the SSOP packages. As the trend in packaging technology moves toward smaller packages, attention must be focused on the thermal issues that are created.


Figure 17. Advanced Packages
A better understanding of the factors that contribute to junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ provides a system designer with more flexibility when attempting to solve thermal issues. Device junction temperature is determined by equation 7 :

$$
\begin{equation*}
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\Theta_{\mathrm{JA}} \times \mathrm{P}_{\mathrm{T}}\right) \tag{11}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=\text { Junction (die) temperature }\left({ }^{\circ} \mathrm{C}\right) \\
& \mathrm{T}_{\mathrm{A}}=\text { Ambient temperature }\left({ }^{\circ} \mathrm{C}\right) \\
& \Theta_{\mathrm{JA}}=\text { Thermal resistance of the package from the junction to the ambient }\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\
& \mathrm{P}_{\mathrm{T}}=\text { Total power of the device }(\mathrm{W})
\end{aligned}
$$

Junction temperature is altered by lower chip power consumption, longer trace length, heatsinks, forced air flow, package mold compound, lead-frame size and material, surface area, and die size. Some of these are mechanically inherent in a particular package, while others are controlled by the designer and are application specific. Understanding which variables can be influenced by practicing good thermal-design techniques requires a more detailed investigation of power considerations as well as thermal-resistance measurements. The package power dissipation is calculated using a junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ of $150^{\circ} \mathrm{C}$ and an ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ of $55^{\circ} \mathrm{C}$. $\Theta_{\mathrm{JA}}$ is calculated using a board trace length of 750 mils and no airflow. Table 2 provides the different $\Theta_{\mathrm{JA}}$ for different packages. Refer to the Package Thermal Considerations application report in the ABT data book for the relationship between junction temperature and reliability.

Table 2. $\Theta_{\mathrm{JA}}$ for Different Packages

| NO. OF PINS |  | 14 | 16 | 20 | 24 | 48 | 52 | 56 | 64 | 80 | 100 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOIC | Package | D | D | DW | DW | - | - | - | - | - | - |
|  | @JA | 76 | 73 | 59 | 56 | - | - | - | - | - | - |
| SSOP | Package | DB | DB | DB | DB | DL |  | DL |  |  |  |
|  | @JA | 185 | 175 | 164 | 152 | 80 |  | 68 |  |  |  |
| TSSOP | Package | PW | PW | PW | PW | DGG |  | DGG |  |  |  |
|  | @JA | 195 | 187 | 143 | 140 | 115 |  | 92 |  |  |  |
| QFP | Package |  |  |  |  |  | RC |  |  | PH |  |
|  | @JA |  |  |  |  |  | 69 |  |  | 84 |  |
| TQFP | Package |  |  |  |  |  |  |  | PM | PN | PZ |
|  | @JA |  |  |  |  |  |  |  | 96 | 89 | 79 |
| TQFP-HP | Package |  |  |  |  |  |  |  |  |  | PCA |
|  | @JA |  |  |  |  |  |  |  |  |  | 52.4 |

## Advanced Packaging

In addition to its strong commitment to provide fast, low-power, high-drive integrated circuits, TI is the clear-cut leader in logic packaging advancements. The development of the SSOP in 1989 provided system designers the opportunity to reduce the amount of board space required for bus-interface devices by 50 percent. Several 24-pin solutions, including the familiar SOIC, SSOP, and TSSOP are widely used, as well.

The 48-/56-pin SSOP/TSSOP packages allow twice the functionality (16-, 18-, and 20-bit functions) in approximately the same or less board area as a standard SOIC. This is accomplished by using a $25-\mathrm{mil}(0.635-\mathrm{mm})$ lead pitch, as opposed to 50 mil $(1.27 \mathrm{~mm})$ in SOIC. Figure 18 shows a typical pinout structure for the 48-pin SSOP/TSSOP. The flow-through architecture is standard for all Widebus ${ }^{\mathrm{TM}}$ devices, making signal routing easier during board layout. Also, note the distributed GND and $\mathrm{V}_{\mathrm{CC}}$ pins, which improve simultaneous switching performance, as discussed in the signal integrity section of this report.


Figure 18. Distributed Pinout of 'ABT16244A
When using the small-pin-count SSOPs (8-, 9-, and 10-bit functions), the same functionality will occupy less than half the board area of an SOIC ( $70 \mathrm{~mm}^{2}$ vs $165 \mathrm{~mm}^{2}$ ). There is also a height improvement over the SOIC that is beneficial when the spacing between boards is a consideration. For very dense memory arrays, the packaging evolution has gone one step further with the TSSOP. The TSSOP thickness of 1.1 mm gives a 58 -percent height improvement over the SOIC. Another packaging evolution is the EIAJ standard 100-pin TQFP package ( $0.5-\mathrm{mm}$ lead pitch), which was developed for both the Widebus $+^{\text {TM }}$ family (32-bit ABT ) and the 18-bit $\mathrm{FB}+/ \mathrm{BTL}$ universal bus transceivers ( $\mathrm{UBT}^{\mathrm{TM}}$ ). The FB version is a high-power package. A package cross-section, as shown in Figure 19, reveals a metal heatsink that facilitates the excellent thermal performance of the package.


Figure 19. Cross-Section of Thermally Enhanced EIAJ 100-Pin TQFP
For more information about the various packages used with the Advanced Bus-Interface families, refer to the Mechanical Data section in the ABT or LVT data book.

## Output Capacitance

TI designed both the CMOS and BiCMOS logic families for the lowest capacitance possible. GTL and BTL/FB, however, were designed to meet a $5-\mathrm{pF}$ I/O capacitance on the B port. Figure 20 shows the typical input, I/O, and output capacitance of these families.


Figure 20. Capacitance Variation Between Families

## ac Performance

## Simultaneous-Switching Phenomenon

System designers are frequently concerned with the performance degradation of ICs when outputs are switched. TI's priority, when designing the bus-interface families, is to minimize signal-integrity concerns and reduce the need for excess settling time of an output waveform. This section addresses the simultaneous switching performance of these families for both octals and Widebus ${ }^{\text {TM }}$ devices.

Figure 21 shows a simple model of an output pin, including the associated capacitance of the output load and the inherent inductance of the ground lead. The voltage drop across the GND inductor $\left(\mathrm{V}_{\mathrm{L}}\right)$ is determined by the value of the inductance and the rate of change in current across the inductor. When multiple outputs are switched from high to low, the transient current $(\mathrm{di} / \mathrm{dt})$ through the GND inductor generates a difference in potential on the chip ground with respect to the system ground. This induced GND variation can be observed indirectly, as shown in Figure 22. The voltage output low, peak or valley $\left(\mathrm{V}_{\mathrm{OLP}}, \mathrm{V}_{\mathrm{OLV}}\right)$, is measured on one quiet output when all others are switched from high to low.


Figure 21. Simultaneous-Switching Output Model


Figure 22. Simultaneous-Switching-Noise Waveform

A similar phenomenon occurs with respect to the $\mathrm{V}_{\mathrm{CC}}$ plane on a low-to-high transition, known as voltage output high, peak or valley ( $\mathrm{V}_{\mathrm{OHP}}, \mathrm{V}_{\mathrm{OHV}}$ ). Most problems are associated with a large $\mathrm{V}_{\mathrm{OLP}}$ because, in most cases, the range for a logic 0 is much less than the range for a logic 1 (see Figure 23). For a comprehensive discussion of simultaneous switching, see the Simultaneous Switching Evaluation and Testing application report or the Advanced CMOS Logic Designer's Handbook from TI.

The impact of these voltage noise spikes on a system can be extreme. The noise can cause loss of stored data, severe speed degradation, false clocking, and/or reduction in system noise immunity. For an overview of how propagation delay is affected by the switching of multiple outputs, please refer to the ac performance section of this report.


Figure 23. dc Noise Margin

## Simultaneous-Switching Solutions

IC manufacturers can reduce the effects of simultaneous switching by decreasing the inductance of the power pins, adding multiple power pins, and controlling the turn on of the output. These techniques are described in detail in the 1988 Texas Instruments Advanced CMOS Logic (ACL) Designer's Handbook.

Octal devices employ the standard end-pin GND and $\mathrm{V}_{\mathrm{CC}}$ configuration while maintaining acceptable simultaneous switching performance. Widebus ${ }^{\text {TM }}$ series (16-, 18-, and 20-bit functions), on the other hand, are offered in an SSOP package (see the packaging section of this report) that was developed by TI to save valuable board space and reduce simultaneous switching effects. One might expect an increase in noise with 16 outputs switching in a single package; however, the simultaneous switching performance is actually improved. There is normally a GND pin for every two outputs and a $\mathrm{V}_{\mathrm{CC}}$ pin for every four outputs. This allows the transient current to be distributed across multiple power pins and decreases the overall current range of change (di/dt) effect.

From basic circuit analysis, the induced voltage across an inductor is defined as:

$$
\begin{equation*}
\mathrm{v}=\mathrm{L}(\mathrm{di} / \mathrm{dt}) \tag{12}
\end{equation*}
$$

Where:
$\mathrm{L}=$ Inductance
$\mathrm{di} / \mathrm{dt}=$ Rate of change of the current

The current through an output is dependent on the voltage level and the load seen at the output. This can be expressed mathematically as:

$$
\begin{equation*}
\mathrm{i}=\mathrm{C}\left(\mathrm{dv}_{\text {out }} / \mathrm{dt}\right) \tag{13}
\end{equation*}
$$

Analysis of equations 12 and 13 clearly shows that the more $\mathrm{V}_{\mathrm{CC}}$ and ground pins there are, the lower the lead inductance, resulting in less noise.

As the speed of today's circuits increases, di/dt increases and so does the generation of simultaneous-switching noise. The standard methodology devised by the industry to measure voltage bounce is to keep one output at either logic high $\left(\mathrm{V}_{\mathrm{OH}}\right)$ or logic low $\left(\mathrm{V}_{\mathrm{OL}}\right)$ and to switch all other outputs at a predefined frequency. Figures 24 through 26 show a comparison of the noise generation as $(\mathrm{N}-1)$ outputs are switched simultaneously while the Nth output is held high or low. Refer to Figure 1 for the guaranteed $\mathrm{V}_{\mathrm{IL}}(\max )$ and $\mathrm{V}_{\mathrm{IH}}(\mathrm{min})$ specification for various families.

$\dagger \mathrm{LV}$ is tested using octal packages only.
$\ddagger$ Data is based on the input signal characteristics: $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$.
Figure 24. Typical Output Low-Voltage Peak (VoLP) on 3.3-V and 5-V Families

$\dagger \mathrm{LV}$ is tested using octal packages only.
$\ddagger$ Data is based on the input signal characteristics: $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$.
Figure 25. Typical Output High-Voltage Valley ( $\mathrm{V}_{\mathrm{OHV}}$ ) on 3.3-V and 5-V Families


Figure 26. Typical Output Voltage Peak ( $\mathrm{V}_{\mathrm{OLP}}$ ) and Valley ( $\mathrm{V}_{\mathrm{OHV}}$ ) on GTL and BTL

## Slew Rate

Slew rate plays an important role in backplane or point-to-point application designs. The slower the output slew rate of a device, the less susceptible the signal is to reflections and noise. Based on this data, a designer knows how to terminate a bus or backplane. Using the characterization laboratory boards, the output slew rate ( $\mathrm{t}_{\text {rise }}$ and $\left.\mathrm{t}_{\text {fall }}\right)$ was taken with and without the standard output load. Figures 27 and 28 show the output rise and fall times of each output taken between $10 \%$ and $90 \%$ for TTL, 0.5 V and 1 V for GTL, and 1.3 V and 1.8 V for BTL. Figures 29 and 30 show the rise and fall time as the number of outputs switching increases. The curves in both plots look almost flat between one output switching and all outputs switching.

Rise Time
3.3-V and 5-V Families


Fall Time
3.3-V and 5-V Families

$\dagger$ Data is based on the input signal characteristics: $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$.
Figure 27. Typical Output Rise and Fall Time Measured Between Specified Levels or Voltages

Rise Time
3.3-V and 5-V Families

3.3-V and 5-V Families

$\dagger$ Data is based on the input signal characteristics: $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$.
Figure 28. Typical Output Rise and Fall Time Measured Between Specified Levels or Voltages


Figure 29. Typical Output Rise Time as the Number of Outputs Switching Increases

Fall Time vs No. of Outputs Switching
3.3-V Families


Fall Time vs No. of Outputs Switching 5-V Families

$\dagger$ Data is based on the input signal characteristics: $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$.
Figure 30. Typical Output Fall Time as the Number of Outputs Switching Increases

## Effects of Simultaneous Switching and Capacitive Loading on Propagation Delay

Another factor that may be of concern to a designer is the change in propagation delay when more outputs are switching or when the output capacitive load is varying. This data is very useful, since a typical application would use all outputs simultaneously. In addition, it usually requires different loading conditions than the data sheet specifies. Data sheets do not show the performance of the device with different loads; they only use the standard load specified in data sheets. Figure 31 shows the propagation delay of a device as the number of outputs switching increases. Figures 32 and 33 show the increase in propagation delays ( $\mathrm{t}_{\mathrm{PHL}}$ and $\mathrm{t}_{\mathrm{PLH}}$ ) as the output capacitive load increases from 0 pF to 200 pF .


Figure 31. Typical Propagation Delay vs Number of Outputs Switching (Standard Load)

Typical $t_{\text {PHL }}$ vs Capacitive Load
3.3-V Families


Typical $t_{\text {PHL }}$ vs Capacitive Load
5-V Families

$\dagger$ Data is based on the input signal characteristics: $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$.
Figure 32. Typical tPHL vs Capacitive Load

Typical tpLH vs Capacitive Load
3.3-V Families


$\dagger$ Data is based on the input signal characteristics: $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$.
Figure 33. Typical tpLH vs Capacitive Load

## Skew

Skew is a term that is used to define the difference in time between two different signal edges. There are several different types of skew currently being used; however, the skew discussed here is the skew of propagation delays across the outputs of a device. More specifically, it is the difference between the largest value obtained for a propagation delay and the smallest value across all of the outputs. For example, if output 3 has the largest propagation delay $\left(\mathrm{t}_{\mathrm{PLH}}\right)$ and output 14 has the smallest, the output skew for this device would be the difference between the propagation delays for output 3 and output 14 (see Figure 34).


Figure 34. Skew $=\mid t_{\text {PLH3 }}-$ t PLH4 $\mid$
The data presented in this report is taken from devices that have one output switching at a time $\left(V_{C C}=\mathrm{MIN}\right.$ and $\left.\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}\right)$. This data represents the average worst-case condition skew. Figure 35 shows the skew of the different families using the standard load specified in data sheets.

Skew Data
3.3-V Families and 5-V Families

$\dagger$ Data is based on the input signal characteristics: $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} / \mathrm{If}_{\mathrm{f}}=2 \mathrm{~ns}$.
Figure 35. Typical Skew Between Outputs

## Bus-Hold Circuit

The most effective method to provide defined levels for a floating bus is to use TI's bus hold as a built-in feature on selected families (see Table 3).

Table 3. List of Devices With Bus Hold

| FAMILY | BUS HOLD |
| :--- | :--- |
| ABT WIdebus $+^{\text {TM }}$ (32- and 36-bit) | All devices |
| ABT Octals and WidebusTM | Selected devices |
| Low Voltage (LVT and ALVC) | All devices |
| LVC Octals and Widebus ${ }^{\text {TM }}$ | Selected devices |
| GTL | A port only |

Bus hold is a circuit used in TI's selected families to help solve the floating-input problem and eliminate the need for pullup and pulldown resistors. It consists of two back-to-back inverters, with the output fed back to the input via a resistor (see Figure 36). To understand how the bus-hold cell operates, let's assume that an active driver has switched the line to a high level. This results in no current flowing through the feedback circuit. Now, the driver goes in the high-impedance state and the bus-hold circuit holds the high level via the feedback resistor. The current requirement of the bus hold is determined only by the leakage current of the circuit. The same condition applies when the bus is in the low state and then goes inactive.


Figure 36. Typical Bus-Hold Cell
Table 4 shows the data-sheet dc specifications for bus hold. The first specification is the minimum available current to hold the bus at 0.8 V or 2 V . These voltages are the guaranteed low and high levels for TTL inputs. The second specification is the maximum current that the bus hold sources or sinks at any input voltage between 0 V and 3.6 V (for low-voltage families) or between 0 V and 5.5 V (for ABT ). The bus-hold current becomes minimal as the input approaches the rails. The output leakage currents, $\mathrm{I}_{\mathrm{OZH}}$ and $\mathrm{I}_{\mathrm{OZL}}$, are insignificant for transceivers with bus hold since a true leakage test cannot be achieved due to the existence of the bus-hold circuit. Since bus hold behaves as a small driver, it tends to source or sink a current that is opposite in direction to the leakage current. This situation is true for transceivers with bus hold only and does not apply to buffers. Note that all LVT, ABT Widebus $+{ }^{T M}$, selected ABT and LVC octals, and Widebus ${ }^{T M}$ devices have the bus-hold feature. Refer to Table 4 or the manufacturer for more information.

Table 4. Data-Sheet Specification for Bus Hold electrical characteristics over recommended operating free-air temperature range (for families with bus-hold features)

| PARAMETER | TEST CONDITIONS |  |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {(hold) }}$ | LVT, LVC, ALVC | Data inputs or I/Os | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ | 75 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ | -75 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \quad \mathrm{~V}_{1}=0$ to |  | $\pm 500$ |  |
| $I_{\text {(hold) }}$ | ABT Widebus + TM and selected ABT Widebus ${ }^{\text {TM }}$ | Data inputs or I/Os | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{I}}=0.8 \mathrm{~V}$ | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ | -100 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}=0$ to 5.5 V |  | $\pm 500$ |  |
| lozh/lozl | ABT | Transceivers with bus hold | This test is not a true loz test since bus hold is always active on an I/O pin. It tends to supply a current that is opposite in direction to the output leakage current. |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  | LVT, LVC, ALVC |  |  |  | $\pm 1$ |  |
| lozH/lozL | ABT | Buffers with bus hold | This test is a true IOZ test since bus hold does not exist on an output pin. |  | $\pm 10$ | $\mu \mathrm{A}$ |
|  | LVT, LVC, ALVC |  |  |  | $\pm 5$ |  |

## Partial Power Down

Partial power down and live insertion are becoming a major issue in today's system designs. Many new standards have included this as part of their specification. The plug-and-play feature is beginning to dominate the PC market and the telecom industry has been using it for a long time. When a system is partially down, the unpowered device is expected to go into a high-impedance state so the device does not disturb or disrupt the data on the bus. When using standard CMOS devices, there is a path from either the input or the output (or both) to $\mathrm{V}_{\mathrm{CC}}$. This prevents partial power down for such applications as hot-card insertion without adding current-limiting components. This is not the case with ABT, LVT, LVC, GTL, and BTL, as these paths have been eliminated with the use of either blocking diodes or current-blocking circuitries. Figure 37 shows functionally-equivalent schematics of the input and output structures for these families. Refer to Figures 5 and 10 for more detail on the input and output behavior under these conditions.

Consider the situation shown in Figure 38. The driving device is powered with $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ while the receiving device is powered down $\left(V_{C C}=0\right)$. If these devices are either $L V, A L V C$, or $A L B$, the receiver can be powered up through the diode, D 2 and D 3 , when the driver is in a high state. ABT, LVT, LVC, GTL, and BTL devices do not have a comparable path and are thus immune to this problem, making them more desirable for this application. The electrical characteristics table in the data sheet has a specification called $\mathrm{I}_{\mathrm{off}}$. This specification shows the test condition and the maximum leakage a device can source or sink when $\mathrm{V}_{\mathrm{CC}}$ is off. Refer to the individual data sheets for more details.

a) ALVC, LV, AND ALB EQUIVALENT I/O STRUCTURE

b) ABT, LVT, LVC, GTL, AND BTL EQUIVALENT I/O STRUCTURE

Figure 37. Simplified Input Structures for CMOS and ABT Devices


Figure 38. Example of Partial-System Power Down

## Power-Up or Power-Down High Impedance

Power-up 3-state circuitry is another feature that TI offers on selected LVT, ABT, and FB. This feature keeps the output in a high-impedance state during power up or power down, regardless of the output-enable control pin's state $\left(\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}\right.$ to 2.1 V for ABT and FB , and $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ to 1.5 V for LVT$)$. After $\mathrm{V}_{\mathrm{CC}}$ reaches the specified value, the output-enable control takes over and puts the device in the required state (see Figure 39). The electrical characteristics table in the data sheet has both the power-up and power-down specifications ( $\mathrm{I}_{\mathrm{OZPU}}$ and $\mathrm{I}_{\mathrm{OZPD}}$ ). These specifications show the test condition and the maximum leakage an output can source or sink when $\mathrm{V}_{\mathrm{CC}}$ is between 0 V and 2.1 V for ABT and FB or between 0 V and 1.5 V for LVT (the nomenclature for the selected LVT devices that offer this feature is LVTZ). Refer to the LVT data book for more details. Power-up or power-down high impedance can also be achieved with other families by adding an external pullup or pulldown resistor (typically $1 \mathrm{k} \Omega$ ) from the output-enable pin to $\mathrm{V}_{\mathrm{CC}}$ (active-low devices) or to GND (active-high devices) (see Figure 40). This ensures the high-impedance state during the full $\mathrm{V}_{\mathrm{CC}}$ ramp. As long as the output-enable pin is not driven to an active state by the controlling device, an ASIC, FPGA, or PAL, the output remains disabled.


Figure 39. Power-Up and Power-Down High Impedance Up to 2.1 V (ABT, FB) and 1.5 V (LVTZ)

$\dagger I_{\mathrm{OL}}>\mathrm{I}_{\mathrm{R}}$, so the control signal can override the pullup resistor.
Figure 40. Power-Up High Impedance With Active-Low Control Pin

ABTE, FB, and CBT (CBT6800 only) have an added feature called BIAS $\mathrm{V}_{\mathrm{CC}}$. This feature is used to precharge the output, trace, and connector capacitance during power up. This circuit prevents the device from spiking the backplane and disrupting the data during hot-card insertion. For this feature to work, both ground and BIAS $\mathrm{V}_{\mathrm{CC}}$ pins must make contact before $\mathrm{V}_{\mathrm{CC}}$ does (both pins should be the longest on the card).

## Additional Design Considerations for GTL and BTL/FB

## GTL

To successfully design with the GTL family, several rules and techniques with regard to voltage generation and proper termination must be followed. First, both $3.3-\mathrm{V}$ and $5 \mathrm{~V}-\mathrm{V}_{\mathrm{CC}}$ are needed in the current generation of GTL devices (only the $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ will be needed in the next-generation GTL). Second, the termination voltage $\left(\mathrm{V}_{\mathrm{TT}}=1.2 \mathrm{~V}\right)$ should be regulated from the $5-\mathrm{V}-\mathrm{V}_{\mathrm{CC}}$, keeping in mind the current requirements of the outputs ( 40 mA per output). There are several linear regulators that are capable of performing this function. Depending on the design, the regulator could be either on the backplane itself or on the individual cards. Third, the reference voltage $\left(\mathrm{V}_{\mathrm{REF}}=0.8 \mathrm{~V}\right)$ must be generated from $\mathrm{V}_{\mathrm{TT}}$. The $\mathrm{V}_{\mathrm{REF}}$ voltage can be generated using a simple voltage-divider circuit with an appropriate bypass capacitor $(0.01 \mu \mathrm{~F}$ or $0.1 \mu \mathrm{~F})$ placed as close as possible to the $\mathrm{V}_{\text {REF }}$ pin. The $\mathrm{V}_{\text {REF }}$ input circuitry consumes very little power ( $1-\mu \mathrm{A}$ max). This enables several devices to have their $\mathrm{V}_{\text {REF }}$ pin connected to the same voltage-divider circuit, thus eliminating the need for multiple voltage-divider circuits (see Figure 41).


Figure 41. Proposed Circuit to Generate $\mathrm{V}_{\text {REF }}$

## BTL/FB

For the BTL family, there are four power supplies and two grounds to be connected. For live-insertion applications, the power-up scheme should be as follows: the GND lead should make contact first, followed by BIAS $\mathrm{V}_{\mathrm{CC}}$. This sequence precharges the board and the device capacitance and establishes a voltage between 1.62 V and 2.1 V on the BTL outputs. Next, $\mathrm{V}_{\mathrm{CC}}$ makes contact and, as it ramps up, the BIAS- $\mathrm{V}_{\mathrm{CC}}$ circuitry starts to turn off. When $\mathrm{V}_{\mathrm{CC}}$ reaches its final value, the BIAS $\mathrm{V}_{\mathrm{CC}}$ circuitry is completely isolated and does not interfere with the device functionality. $\mathrm{BG}-\mathrm{V}_{\mathrm{CC}}$ and BG -GND pins are used to supply power to the bias-generator input circuitry. Both signals must be isolated from the rest of the power supplies. This ensures the signal integrity at the BTL input. The $2.1-\mathrm{V} \mathrm{V}_{\mathrm{TT}}$ should be regulated from a higher voltage and should supply enough current to switch all 18 outputs ( 100 mA per output). $\mathrm{V}_{\mathrm{TT}}$ variation should not exceed $\pm 2 \%$ and it is recommended that proper bypass capacitors $(0.01 \mu \mathrm{~F}$ or $0.1 \mu \mathrm{~F})$ be used. The termination resistor should not exceed $\pm 1 \%$ of its resistance value.

## Conclusion

Today's high-speed bus and point-to-point applications require devices that can provide high performance, excellent signal integrity, and cost effectiveness. TI's Advanced System Logic (ASL) group offers the widest selection of logic families that meet these requirements, from low drive ( 6 mA ) to high drive ( 180 mA ) and from low performance ( 16 ns ) to high performance (sub 2 ns ) propagation delay. These families are leading the industry and are used extensively in almost every application (PCs, workstations, telecom, networking, etc.). ASL also offers a wide variety of packaging options, including advanced packaging such as the plastic TQFP, SSOP, and TSSOP. The product offerings, coupled with the information provided in this application report, enable the designer to have a complete understanding of these products and their behavior. Table 5 summarizes the various circuit features and characteristics that were discussed in this application report. It can be used as a reference guide to help select the appropriate device for any application.

Table 5. Summary of the Various Features and Characteristics of the Device Families

|  | $\Delta t / \Delta \dagger$ <br> (ns/V) | Drive <br> lol/ <br> IOH <br> (mA) | $\begin{gathered} \text { ICCD } \\ (\mathrm{mA} / \\ \mathrm{MHz} \\ \mathrm{Bit}) \end{gathered}$ | TYP <br> VOLP/ <br> VOHV <br> (V) | TYP <br> Output Rise/ Fall (ns) | $\begin{aligned} & \text { TYP } \\ & \text { tpD } \\ & \text { vs } \\ & \text { Cap. } \\ & \text { (ns/ } \\ & \text { pF) } \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { TYP } \\ \text { tpD } \\ \text { vs } \\ \text { SS } \\ \text { (ns/ } \\ \text { Nsw) } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { MAX } \\ & \text { tpD } \\ & \text { (ns) } \end{aligned}$ | $\begin{aligned} & \text { TYP } \\ & \text { Skew } \\ & \text { (ns) } \end{aligned}$ | $\begin{array}{\|l} \text { MAX } \\ \text { ICC } \\ \text { CMOS } \\ \text { (mA) } \end{array}$ | $\begin{gathered} \hline \text { MAX } \\ \text { ICCH/ } \\ \text { ICCL/ } \\ \text { ICCZ } \\ \text { BiCMOS } \\ \text { (mA) } \\ \hline \end{gathered}$ | $5-V$ Tol. | PU3S | $\begin{aligned} & \text { Bus } \\ & \text { Hold } \end{aligned}$ | $25-\Omega$ <br> Output <br> Series <br> Resistor | TYP <br> Control/ I/O Cap. (pF) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LV | 100 | 8/-8† | 0.22 | $0.70 /$ 2.4 | $\begin{aligned} & 1.81 / \\ & 2.44 \end{aligned}$ | 0.028 | 0.11 | 16 | 0.74 | 0.02 |  |  |  |  |  | $\begin{gathered} 2.5 / \\ 2.5 / 7 \end{gathered}$ |
| LVC | 10 | 24/-24 | 0.23 | $\begin{gathered} \hline 0.57 / \\ 2.4 \end{gathered}$ | $\begin{gathered} 0.54 / \\ 0.6 \end{gathered}$ | 0.014 | 0.04 | 5.2 | 0.27 | 0.02 |  | $\checkmark \downarrow$ |  | $\checkmark \ddagger$ | $\sqrt{ } \ddagger$ | $\begin{gathered} 3.3 / \\ 5.5 / 9 \end{gathered}$ |
| LVT | 10 | 64/-32 | 0.12 | $\begin{aligned} & 0.381 \\ & 2.47 \end{aligned}$ | $\begin{aligned} & 0.47 / \\ & 0.49 \end{aligned}$ | 0.01 | 0.04 | 4.1 | 0.48 |  | $\begin{gathered} 0.12 / \\ 5 / \\ 0.12 \dagger \end{gathered}$ | $\checkmark$ |  | $\checkmark$ |  | $\begin{aligned} & 3.5 / \\ & 4 / 10 \end{aligned}$ |
| LVTZ | 10 | 64/-32 | 0.12 | $\begin{aligned} & 0.381 \\ & 2.47 \end{aligned}$ | $\begin{aligned} & 0.47 / \\ & 0.49 \end{aligned}$ | 0.01 | 0.04 | 4.1 | 0.48 |  | $\begin{gathered} 0.12 / \\ 5 / \\ 0.12^{\dagger} \end{gathered}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\begin{aligned} & 3.5 / \\ & 4 / 8 \end{aligned}$ |
| LVT2 | 10 | 12/-12 | 0.12 | $\begin{gathered} 0.34 / \\ 2.6 \end{gathered}$ | $\begin{aligned} & 0.5 / \\ & 0.5 \end{aligned}$ | 0.018 | 0.05 | 4.9 | 0.35 |  | $\begin{gathered} 0.12 / \\ 5 / \\ 0.12 \dagger \end{gathered}$ | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | $\begin{aligned} & 3.5 / \\ & 4 / 10 \end{aligned}$ |
| ALVC | 10 | 24/-24 | 0.27 | $\begin{aligned} & \hline 0.70 / \\ & 2.38 \end{aligned}$ | $\begin{aligned} & \hline 0.33 / \\ & 0.29 \end{aligned}$ | 0.014 | 0.05 | 3.4 | 0.45 | 0.04 |  |  |  | $\checkmark$ | $\checkmark \ddagger$ | $\begin{aligned} & \hline 3.5 / \\ & 6 / 7.5 \end{aligned}$ |
| ABT | 10 | 64/-32 | 0.49 | $\begin{gathered} 0.54 / \\ 3.3 \end{gathered}$ | $\begin{aligned} & 0.52 / \\ & 0.42 \end{aligned}$ | 0.013 | 0.04 | 4.2 | 0.25 |  | $\begin{aligned} & \hline 2 / \\ & 30 / \\ & 2 \dagger \end{aligned}$ |  | $\checkmark \ddagger$ | $\checkmark \ddagger$ |  | $\begin{aligned} & 3 / \\ & 3 / 6 \end{aligned}$ |
| ABT2 | 10 | 12/-12 ${ }^{\dagger}$ | 0.49 | $\begin{gathered} 0.40 / \\ 3.3 \end{gathered}$ | $\begin{aligned} & 0.62 / \\ & 0.55 \end{aligned}$ | 0.019 | 0.04 | 4.2 | 0.18 |  | $\begin{gathered} 2 / \\ 30 / \\ 2 \dagger \end{gathered}$ |  | $\checkmark \ddagger$ | $\checkmark \ddagger$ | $\checkmark$ | $\begin{aligned} & 3 / \\ & 3 / 6 \end{aligned}$ |
| ABTE | 10 | 90/-60 | 0.42 | $\begin{gathered} 0.70 / \\ 3.1 \end{gathered}$ | $\begin{aligned} & 0.75 / \\ & 0.47 \end{aligned}$ | 0.024 | 0.04 | 5.2 | 0.11 |  | $\begin{aligned} & \hline 36 / \\ & 48 / \\ & 32 \end{aligned}$ |  |  | $\checkmark$ |  | $\begin{gathered} 2.5 / \\ 2.5 / 4.5 \end{gathered}$ |
| GTL | 10 | 40§ | 0.30 | $\begin{gathered} \hline 0.40 / \\ 1.1 \end{gathered}$ | $\begin{aligned} & 0.64 / \\ & 0.56 \end{aligned}$ | 0.0054 | 0.04 | 4 | 0.17 |  | 120 | $\checkmark$ |  | $\checkmark$ |  | $\begin{gathered} 3.5 / \\ 3.5 / 4 \end{gathered}$ |
| FB | 5 | 1008 | 0.20 | $\begin{aligned} & 1.3 / \\ & 1.9 \end{aligned}$ | $\begin{aligned} & \hline 0.43 / \\ & 0.37 \end{aligned}$ | 0.014 | 0.04 | 5.6 | 0.30 |  | $60 \dagger$ |  | $\checkmark$ |  |  | $\begin{aligned} & \hline 5 / \\ & 5 / 4 \end{aligned}$ |
| CBT | - | 0/0 | 0 | $\begin{aligned} & \hline 0.14 / \\ & 2.89 \end{aligned}$ | $\begin{aligned} & \hline 0.64 / \\ & 0.56 \end{aligned}$ | 0.013 | 0.02 | 0.25 | 0.23 | 0.003 ${ }^{\dagger}$ |  |  |  |  |  | $\begin{gathered} \hline 3 / \\ 6 / 6 \end{gathered}$ |

[^0]
## Acknowledgment

The author of this document is Ramzi Ammar.

## References

1 Texas Instruments Advanced BiCMOS Data Book 1994, SCBD002B.
2 Gunning, Bill; Yuan, Leo; Nguyen, Trung; Wong, Tony, GTL: "A Low-Voltage Swing Transmission-Line Transceiver", March 15, 1991.

3 Texas Instruments, "Package Thermal Considerations", Advanced BiCMOS Data Book 1994, SCBD002B, page 13-97.


[^0]:    $\dagger$ Unless otherwise noted in data sheets
    $\ddagger$ Selected devices only
    § Open-drain/open-collector devices

