- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Six Clock Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed VCC and GND Pins Reduce Switching Noise
- High-Drive Outputs (-48-mA IOH, 48 -mA IOL)
- State-of-the-Art EPIC-IIB ${ }^{\text {TM }}$ BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages


## description

The CDC328A contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control inputs (T/C), various combinations of true and complementary outputs can be obtained.
The CDC328A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| T/C | A | Y |
| L | L | L |
| L | $H$ | $H$ |
| $H$ | $L$ | $H$ |
| $H$ | $H$ | L |

## logic symbol $\dagger$


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................. -0.5 V to 7 V
Voltage range applied to any output in the high state
or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ................................................ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$



Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2): D package $\ldots \ldots \ldots \ldots \ldots \ldots .0 .77 \mathrm{~W}$
DB package ..................... 0.6 W

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 300 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

## recommended operating conditions (see Note 3)

|  |  | MIN | NOM |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | MAX | UNIT |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 4.75 | 5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | 5.25 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage |  | V |
| IOH | High-level output current | 0 | 0.8 |
| IOL | Low-level output current | V |  |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | Input transition rise or fall rate | V | V |
| $\mathrm{f}_{\mathrm{Cl}}$ lock | Input clock frequency | -48 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature |  | 48 |

[^0]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOH}=-48 \mathrm{~mA}$ |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $10^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ |  | -15 |  | -100 | mA |
| ICC | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{I}=0$, | Outputs high |  |  | 10 | mA |
|  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}$ |  | Outputs low |  |  | 40 |  |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=2.5 \mathrm{~V}$ or 0.5 V |  |  |  | 3 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\ddagger$ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| tPLH | A | Any Y | 1.75 | ns |
| tPHL |  |  | $1.5-5$ |  |
| tPLH | T/C | Any Y | 1.5 | ns |
| tPHL |  |  | 1.45 |  |
| $\mathrm{t}_{\text {sk }}(0)$ | A | Any Y (same phase) | 0.5 | ns |
|  |  | Any Y (any phase) | 1 |  |
| $\mathrm{t}_{\text {sk( }}$ ( $)$ | A | Any Y | 1 | ns |
| $\mathrm{tr}_{r}$ |  | Any Y | 1.5 | ns |
| $\mathrm{tf}_{f}$ |  | Any Y | 1.5 | ns |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION


NOTES: A. Output skew, tsk(o), from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs ( $\overline{\mathrm{T}} / \mathrm{C}$ ) are at the same logic level. It is calculated as the greater of:

- The difference between the fastest and slowest of tPLH from $A \uparrow$ to any $Y$ (e.g., tPLHn, $n=1$ to 4 ; or tpLHn, $n=5$ to 6)
- The difference between the fastest and slowest of tpHL from $A \downarrow$ to any $Y$ (e.g., tPHLn, $n=1$ to 4 ; or tpHLn, $n=5$ to 6 )
- The difference between the fastest and slowest of tpLH from $A \downarrow$ to any $Y$ (e.g., tpLHn, $n=7$ to 8 )
- The difference between the fastest and slowest of tPHL from $A \uparrow$ to any $Y$ (e.g., tPHLn, $n=7$ to 8)
B. Output skew, $\mathrm{t}_{\text {sk }}(0)$, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs
( $\overline{\mathrm{T}} / \mathrm{C}$ ) are at the same or different logic levels. It is calculated as the greater of:
- The difference between the fastest and slowest of tPLH from $A \uparrow$ to any $Y$ or tpHL from $A \uparrow$ to any $Y$ (e.g., tpLHn, $n=1$ to 4; or tPLHn, $\mathrm{n}=5$ to 6 , and $\mathrm{tPHLn}, \mathrm{n}=7$ to 8)
- The difference between the fastest and slowest of tPHL from $A \downarrow$ to any $Y$ or tpLH from $A \downarrow$ to any $Y$ (e.g., tPHLn, $n=1$ to 4 ; or tPHLn, $\mathrm{n}=5$ to 6 , and tPLHn, $\mathrm{n}=7$ to 8)
C. Pulse skew, $\mathrm{t}_{\mathrm{sk}(\mathrm{p})}$, is calculated as the greater of $|\mathrm{tPLHn}-\operatorname{tPHLn}|(\mathrm{n}=1,2,3,4,5,6,7,8)$.

Figure 2. Waveforms for Calculation of $\mathrm{t}_{\mathbf{s k}(0)}, \mathrm{t}_{\mathbf{s k}(\mathrm{p})}$

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.


[^0]:    NOTE 3: Unused inputs must be held high or low to prevent them from floating.

