SCAS330B - DECEMBER 1990 - REVISED OCTOBER 1998

- Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and CMOS-Compatible Outputs
- Distributes One Clock Input to Eight Outputs
 - Four Same-Frequency Outputs
 - Four Half-Frequency Outputs
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- High-Drive Outputs (-48-mA I_{OH}, 48-mA I_{OL})
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (DW)

DW PACKAGE (TOP VIEW) Y3 20 Y2 GND [19 GND Y4 **∏**3 18**∏** Y1 17 V_{CC} OE 5 [] CLK CLR [6 15 GND V_{CC} **∏**7 14 V_{CC} Q4 **∏**8 13**∏** Q1 GND ¶9 12 **∏** GND Q3 11 🛮 Q2

description

The CDC337 is a high-performance, low-skew clock driver. It is specifically designed for applications requiring synchronized output signals at both the clock frequency and one-half the clock frequency. The four Y outputs switch in phase and at the same frequency as the clock (CLK) input. The four Q outputs switch at one-half the frequency of CLK.

When the output-enable (\overline{OE}) input is low and the clear (\overline{CLR}) input is high, the Y outputs follow CLK and the Q outputs toggle on low-to-high transitions at CLK. Taking \overline{CLR} low asynchronously resets the Q outputs to the low level. When \overline{OE} is high, the outputs are in the high-impedance state.

The CDC337 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

		INPUTS	OUTPUTS			
	OE	CLR	CLK	Y1-Y4	Q1-Q4	
	Н	Х	Х	Z	Z	
	L	L	L	L	L	
ı	L	L	Н	Н	L	
I	L	Н	L	L	Q ₀ †	
l	L	Н	\uparrow	Н	\overline{Q}_0 †	

[†] The level of the Q outputs before the indicated steady-state input conditions were established




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high state or power-off state,	
V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, I _O	96 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)	1.6 W
Storage temperature range, T _{stq}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.75	5.25	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
ІОН	High-level output current		-48	mA
loL	Low-level output current		48	mA
fclock	Input clock frequency		80	MHz
TA	Operating free-air temperature	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP [†]	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V},$	I _I = -18 mA				-1.2	V
Voн	$V_{CC} = 4.75 V$,	$I_{OH} = -32 \text{ mA}$		3.75			V
VOL	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 32 \text{ mA}$				0.55	V
ΊΗ	$V_{CC} = 5.25 \text{ V},$	V _I = 2.7 V	V _I = 2.7 V			50	μΑ
I _I L	$V_{CC} = 5.25 \text{ V},$	V _I = 0.5 V				-50	μΑ
loz	$V_{CC} = 5.25 \text{ V},$	$V_O = V_{CC}$ or GND				±50	μΑ
		$V_I = V_{CC}$ or GND, $I_O = 0$	Outputs high			70	
ICC	$V_{CC} = 5.25 \text{ V},$		Outputs low			85	mA
			Outputs disabled			70	
Ci	V _I = 2.5 V or 0.5	$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$			3		pF
Co	$V_O = VCC \text{ or } GN$	D	·		10		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				MAX	UNIT
fclock	clock Clock frequency			80	MHz
		CLR low			
t _W	Pulse duration	CLK low	4		ns
		CLK high	4		
t _{su}	Setup time, CLR inactive before CLK↑				ns
	Clock duty cycle		40%	60%	



SCAS330B - DECEMBER 1990 - REVISED OCTOBER 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Note 4 and Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYPT MAX	UNIT
f _{max}			80		MHz
t _{PLH}	- CLK	Any Y or Q	4	9	
^t PHL			4	9	ns
^t PHL	CLR	Any Q	4	10	ns
^t PZH	ŌĒ	Any Y or Q	3	7	ns
t _{PZL}		Ally 1 of Q	3	7	
^t PHZ	ŌĒ	Any Y or Q	2	7	ns
t _{PLZ}			2	7	1115
	CLK↑	Y↑		0.75	
tsk(o)		Q↑		0.9	ns
		Y↑ and Q↑		0.9	
t _r				0.9	ns
t _f				0.7	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NOTE 4: All specifications are valid only for all outputs switching.



PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq 2.5 \text{ ns}$, $t_{f} \leq 2.5 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Output skew, $t_{Sk(0)}$, from CLK \uparrow to Y \uparrow , is calculated as the greater of the difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4) or t_{PLHn} (n = 9, 10, 11, 12).

 B. Output skew, $t_{Sk(0)}$, from CLK \uparrow to Q \uparrow , is calculated as the greater of the difference between the fastest and slowest of
 - t_{PLHn} (n = 5, 6, 7, 8).
 - C. Output skew, $t_{sk(0)}$, from CLK \uparrow to Y \uparrow and Q \uparrow , is calculated as the greater of the difference between the fastest and slowest of t_{PLHn} (n = 1, 2, ..., 8).

Figure 2. Waveforms for Calculation of tsk(o)




MECHANICAL INFORMATION

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated