- Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Eight Outputs
- Distributed V<sub>CC</sub> and Ground Pins Reduce Switching Noise
- High-Drive Outputs (-48-mA I<sub>OH</sub>, 48-mA I<sub>OL</sub>)
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (DW) and Shrink

#### **DW PACKAGE** (TOP VIEW) 20 VCC Vcc [ 1G [ 19 1Y1 2 2G [] 3 18 ¶ 1Y2 ΑП 17 **∏** GND Р0 Г 16 1Y3 Р1 П 15 1Y4 6 14 GND V<sub>CC</sub> 2Y4 **1** 8 13 2Y1 12 2Y2 2Y3 **∏** 9 11 | GND

### description

The CDC340 is a high-performance clock-driver circuit that distributes one (A) input signal to eight (Y) outputs with minimum skew for clock distribution. Through the use of the control pins (1G and 2G), the outputs can be placed in a high state regardless of the A input.

The propagation delays are adjusted at the factory using the P0 and P1 pins. These pins are not intended for customer use and should be strapped to GND.

The CDC340 is characterized for operation from 0°C to 70°C.

**FUNCTION TABLE** 

	INPUTS		OUTPUTS				
1G	2G	Α	1Y1-1Y4	2Y1-2Y4			
Х	Х	L	Н	Н			
L	L	Н	Н	Н			
L	Н	Н	Н	L			
Н	L	Н	L	Н			
Н	Н	Н	L	L			




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.




### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		4.75	5.25	V
VIH	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
VI	Input voltage		0	VCC	V
loн	High-level output current			-48	mA
l <sub>OL</sub>	Low-level output current			48	mA
<i>4</i>	Input alook fraguancy	One output back loaded		80	MHz
fclock	Input clock frequency	Both output banks loaded		40	IVITIZ
T <sub>A</sub>	Operating free-air temperature		0	70	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	'	EST CONDITIONS		MIN	TYP‡	MAX	IVIIIN	IVIAA	ONIT
VIK	$V_{CC} = 4.75 \text{ V},$	I <sub>I</sub> = -18 mA				-1.2		-1.2	V
	$V_{CC} = 4.75 V$ ,	$I_{OH} = -3 \text{ mA}$		2.5			2.5		
Voн	$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$		3			3		V
	$V_{CC} = 4.75 V$ ,	$I_{OH} = -48 \text{ mA}$		2			2		
VOL	$V_{CC} = 4.75 V$ ,	$I_{OL} = 48 \text{ mA}$						0.5	V
lį	$V_{CC} = 5.25 \text{ V},$	$V_I = V_{CC}$ or GND				±1		±1	μΑ
ΙΟ <sup>§</sup>	$V_{CC} = 5.25 \text{ V},$	V <sub>O</sub> = 2.5 V		-50	-100	-200	-50	-200	mA
loo	V <sub>CC</sub> = 5.25 V,	l <sub>O</sub> = 0,	Outputs high		2			3.5	mA
lcc	$V_I = V_{CC}$ or GND		Outputs low		24			33	ША
Ci	V <sub>I</sub> = 2.5 V or 0.5 V	_			3				pF

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V.



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations Application Note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

<sup>§</sup> No more than one output should be tested at a time, and the duration of the test should not exceed one second.

## switching characteristics, $C_L = 50 \text{ pF}$ (see Figure 1 and Figure 2)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.75 V to 5.25 V, T <sub>A</sub> = 0°C to 70°C		UNIT
				MIN	TYP	MAX	MIN	MAX	
tPLH	Propagation delay time, low-to-high level	А	Υ	3.4		4.5	3	4.8	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low level	_ ^	ı	3.2		4.3	2.8	4.7	115
<sup>t</sup> PLH	Propagation delay time, low-to-high level	G	V	2		3.8	2	4	no
t <sub>PHL</sub>	Propagation delay time, high-to-low level	G	Ĭ	2		3.8	2	4	ns
t <sub>sk(o)</sub>	Skew time, output				0.3	0.5		0.6	
tsk(p)	Skew time, pulse	Α	Y		0.6	0.8		0.9	ns
tsk(pr)	Skew time, process					1.1		1.1	
t <sub>r</sub>	Rise time	Α	Y					1.5	ns
tf	Fall time	Α	Υ					1.5	ns

## $t_{\mbox{\scriptsize pd}}$ performance information relative to $V_{\mbox{\scriptsize CC}}$ and temperature variation (see Note 4)


	PARAMETER	∆ change
∆t <sub>PLH(TA)</sub> †	Temperature drift of t <sub>PLH</sub> from 0°C to 70°C	−53 ps/10°C
∆t <sub>PHL(TA)</sub> †	Temperature drift of t <sub>PHL</sub> from 0°C to 70°C	−58 ps/10°C
∆tPLH(VCC) <sup>‡</sup>	V <sub>CC</sub> drift of t <sub>PLH</sub> from 4.75 V to 5.25 V	43 ps/100 mV
$\Delta$ tPHL(VCC) $^{\ddagger}$	V <sub>CC</sub> drift of t <sub>PHL</sub> from 4.75 V to 5.25 V	-33 ps/100 mV

<sup>†</sup> Virtually independent of V<sub>CC</sub>


NOTE 4: The data extracted is from a wide range of characterization material.

<sup>‡</sup> Virtually independent of temperature

### PARAMETER MEASUREMENT INFORMATION



**LOAD CIRCUIT** 




PROPAGATION DELAY TIMES

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



NOTES: A. Output skew,  $t_{Sk(0)}$ , is calculated as the greater of:

- The difference between the fastest and slowest of tp<sub>LHn</sub> (n = 1, 2)
  The difference between the fastest and slowest of tp<sub>HLn</sub> (n = 1, 2)
- B. Pulse skew,  $t_{sk(p)}$ , is calculated as the greater of  $|t_{PLHn} t_{PHLn}|$  (n = 1, 2).
- C. Process skew,  $t_{sk(pr)}$ , is calculated as the greater of:
  - The difference bétween the fastest and slowest of tpLHn (n = 1, 2) across multiple devices under identical operating conditions
  - $\ \, \text{The difference between the fastest and slowest of tp}_{\text{HLn}} \, (n=1,2) \, \text{across multiple devices under identical operating conditions}$

Figure 2. Waveforms for Calculation of  $t_{sk(o)}$ ,  $t_{sk(p)}$ ,  $t_{sk(pr)}$ 




### **MECHANICAL INFORMATION**

### DW (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### **16 PIN SHOWN**



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-013



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated