
- Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Eight Outputs
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- High-Drive Outputs (-48-mA I_{OH}, 48-mA I_{OL})
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Packaging Options Include Plastic Small-Outline (DW) Packages



description

The CDC341 is a high-performance clock-driver circuit that distributes one (A) input signal to eight (Y) outputs with minimum skew for clock distribution. Through the use of the control pins (1G and 2G), the outputs can be placed in a low state regardless of the A input.

The propagation delays are adjusted at the factory using the P0 and P1 pins. These pins are not intended for customer use and should be strapped to GND.

The CDC341 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

	INPUTS		OUTPUTS				
1G	2G	Α	1Y1-1Y4	2Y1-2Y4			
Х	Х	L	L	L			
L	L	Н	L	L			
L	Н	Н	L	Н			
Н	L	Н	Н	L			
Н	Н	Н	Н	Н			




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS333D - DECEMBER 1992 - REVISED OCTOBER 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state,	
V _O (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, IO	96 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)	1.6 W
Storage temperature range, T _{sta}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		4.75	5.25	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
VI	Input voltage		0	VCC	V
lOH	High-level output current			-48	mA
loL	Low-level output current			48	mA
f	Input clock frequency	One output bank loaded		80	MHz
f _{clock} Inp	input clock frequency	Both output banks loaded		40	IVITIZ
TA	Operating free-air temperature		0	70	°C

NOTE 3: Unused pins (input or I/O) must be held high or low.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T _A = 25°C			MIN	MAX	UNIT	
PARAWETER	TEST CONDITIONS			MIN	TYP [†]	MAX	IVIIIN	WAX	UNII
VIK	$V_{CC} = 4.75 \text{ V},$	I _I = -18 mA				-1.2		-1.2	V
	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -3 \text{ mA}$		2.5			2.5		
Voн	$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$		3			3		V
	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -48 \text{ mA}$		2			2		
V _{OL}	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 48 \text{ mA}$						0.5	V
lį	$V_{CC} = 5.25 \text{ V},$	$V_I = V_{CC}$ or GND				±1		±1	μΑ
lo [‡]	$V_{CC} = 5.25 \text{ V},$	V _O = 2.5 V		-50	-100	-200	-50	-200	mA
laa	V _{CC} = 5.25 V,	I _O = 0,	Outputs high		2			3.5	mA
lcc	$V_I = V_{CC}$ or GND		Outputs low		24			33	IIIA
Ci	$V_{ } = 2.5 \text{ V or } 0.5 \text{ V}$				3				pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

switching characteristics, C_L = 50 pF (see Figures 1 and 2)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			V _{CC} = 4.79 T _A = 0°	UNIT	
	(INPUT)		MIN	TYP	MAX	MIN	MAX	
^t PLH	А	V	3.5		4.5	3.1	4.9	ns
t _{PHL}	Α	,	3.5		4.3	3.1	4.9	115
^t PLH	G	V	2		3.8	2	4	ns
^t PHL	9	1	2		3.8	2	4	115
^t sk(o)				0.3	0.5		0.6	
^t sk(p)	Α	Υ		0.6	0.8		0.9	ns
^t sk(pr)					1		1	
t _r	Α	Υ			·		1.5	ns
t _f	А	Υ					1.5	ns

t_{pd} performance information relative to V_{CC} and temperature variation (see Note 4)

Dt _{PLH(TA)} †	Temperature drift of tpLH from 0°C to 70°C	-41 ps/10°C
Dt _{PHL(TA)} †	Temperature drift of tpHL from 0°C to 70°C	−52 ps/10°C
Dt _{PLH(VCC)} ‡	V _{CC} drift of t _{PLH} from 4.75 V to 5.25 V	28 ps/100 mV
Dt _{PHL(VCC)} ‡§	V _{CC} drift of t _{PHL} from 4.75 V to 5.25 V	20 ps/100 mV

[†] Virtually independent of V_{CC}


NOTE 4: The data extracted is from a wide range of characterization material.




[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[‡] Virtually independent of temperature

PARAMETER MEASUREMENT INFORMATION





LOAD CIRCUIT



NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.





NOTES: A. Output skew, $t_{Sk(0)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tp_{LHn} (n = 1, 2)
 The difference between the fastest and slowest of tp_{HLn} (n = 1, 2)
- B. Pulse skew, $t_{Sk(p)}$, is calculated as the greater of $|t_{PLHn} t_{PHLn}|$ (n = 1, 2).
- C. Process skew, $t_{sk(pr)}$, is calculated as the greater of:
 - The difference bétween the fastest and slowest of tpLHn (n = 1, 2) across multiple devices under identical operating conditions
 - The difference between the fastest and slowest of tpHLn (n = 1, 2) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of $t_{sk(o)}$, $t_{sk(p)}$, $t_{sk(pr)}$




MECHANICAL INFORMATION

DW (R-PDSO-G**)

16 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated