CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS334A – DECEMBER 1992 – REVISED NOVEMBER 1995

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Six Clock Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed V_{CC} and GND Pins Reduce Switching Noise
- High-Drive Outputs (-48-mA I_{OH}, 48-mA I_{OL})
- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Packaged in Plastic Small-Outline Package

description

The CDC391 contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control (\overline{T}/C) inputs, various combinations of true and complementary outputs can be obtained. The output-enable (\overline{OE}) input is provided to disable the outputs to a high-impedance state.

The CDC391 is characterized for operation from -40° C to 85° C.

-									
	INPU	OUTPUT							
OE	T/C	Α	Y						
Н	Х	Х	Z						
L	L	L	L						
L	L	н	н						
L	н	L	н						
L	Н	Н	L						

FUNCTION TABLE

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1995, Texas Instruments Incorporated

D PACKAGE (TOP VIEW)					
GND [1Y2] 1Y3] GND [2Y1] 2Y2] GND [3Y1]	1 2 3 4 5 6 7 8	υ	16 15 14 13 12 11 10 9] 1Y1] 1T/C] 2T/C] A] V _C C] 3T/C] OE	

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS


SCAS334A - DECEMBER 1992 - REVISED NOVEMBER 1995

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS334A - DECEMBER 1992 - REVISED NOVEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O 0.5 \	/ to V _{CC} + 0.5 V
Current into any output in the low state, IO	96 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)	0.77 W
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 300 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
ЮН	High-level output current			-48	mA
I _{OL}	Low-level output current			48	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			5	ns/V
fclock	Input clock frequency			100	MHz
TA	Operating free-air temperature	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	түр‡ Ми	X	UNIT
VIK	V _{CC} = 4.75 V,	lj = -18 mA			-'	.2	V
VOH	V _{CC} = 4.75 V,	I _{OH} = – 48 mA		2			V
VOL	V _{CC} = 4.75 V,	I _{OL} = 48 mA			(.5	V
կ	V _{CC} = 5.25 V,	$V_{I} = V_{CC} \text{ or } GND$				±1	μΑ
I _{OZ}	V _{CC} = 5.25 V,	$V_{O} = V_{CC} \text{ or } GND$			±	50	μΑ
۱ ₀ §	V _{CC} = 5.25 V,	V _O = 2.5 V		-15	-1	00	mA
	$V_{CC} = 5.25 V,$ $V_{I} = V_{CC} \text{ or GND}$		Outputs high			10	
Icc		I _O = 0,	Outputs low			40	mA
		Outputs disabled				10	
Ci	V _I = 2.5 V or 0.5 V				3		pF
Co	V_{O} = 2.5 V or 0.5 V				5		pF

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS


SCAS334A - DECEMBER 1992 - REVISED NOVEMBER 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
^t PLH	A		1.5	5	ns
^t PHL		Any Y	1.5	5	
^t PLH	T/C	Any Y	1.5	5	ns
^t PHL	1/C		1.5	5	
^t PZH	ŌĒ	Any Y	1.5	5	ns
^t PZL			3	7	
^t PHZ	OE	Any Y		5	
^t PLZ	0E	Ally f		5	ns
* • • • •	A	Any Y (same phase) Any Y (any phase)		0.5	ns
^t sk(o)				1	
^t sk(p)	A	Any Y		1	ns
tr				1.5	ns
tf				1.5	ns



CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS334A - DECEMBER 1992 - REVISED NOVEMBER 1995



PARAMETER MEASUREMENT INFORMATION


- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SCAS334A – DECEMBER 1992 – REVISED NOVEMBER 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. Output skew, $t_{Sk(O)}$, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (\overline{T}/C) are at the same logic level. It is calculated as the greater of:

- The difference between the fastest and slowest of tpLH from A↑ to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6)
- The difference between the fastest and slowest of tPHL from A \downarrow to any Y (e.g., tPHLn, n = 1 to 4; or tPHLn, n = 5 to 6)

- The difference between the fastest and slowest of tpLH from A \downarrow to any Y (e.g., tpLH_n, n = 7 to 8)

- The difference between the fastest and slowest of tPHL from A↑ to any Y (e.g., tPHLn, n = 7 to 8)

B. Output skew, $t_{sk(0)}$, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (\overline{T}/C) are at the same or different logic levels. It is calculated as the greater of:

- The difference between the fastest and slowest of tpLH from A[↑] to any Y or tpHL from A[↑] to any Y (e.g., tpLHn, n = 1 to 4; or tpl Hn, n = 5 to 6, and tpHl n, n = 7 to 8)
- The difference between the fastest and slowest of t_{PHL} from A↓ to any Y or t_{PLH} from A↓ to any Y (e.g., t_{PHLn}, n = 1 to 4; or t_{PHLn}, n = 5 to 6, and t_{PLHn}, n = 7 to 8)

Figure 2. Waveforms for Calculation of tsk(o)



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated