


# CDC2582

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS379B – FEBRUARY 1993 – REVISED FEBRUARY 1996

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V  $V_{CC}$
- Distributes Differential LVPECL Clock Inputs to 12 TTL-Compatible Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Input (FBIN) Is Used to Synchronize the Outputs With the Clock Inputs
- Application for Synchronous DRAMs
- Outputs Have Internal 26- $\Omega$  Series Resistors to Dampen Transmission-Line Effects
- State-of-the-Art *EPIC-IIB*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Distributed  $V_{CC}$  and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Quad Flatpack

PAH PACKAGE  
(TOP VIEW)



### description

The CDC2582 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align the frequency and phase of the clock output signals to the differential LVPECL clock (CLKIN,  $\overline{\text{CLKIN}}$ ) input signals. It is specifically designed to operate at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. Each output has an internal 26- $\Omega$  series resistor that improves the signal integrity at the load. The CDC2582 operates at 3.3-V  $V_{CC}$ .

The feedback input (FBIN) synchronizes the frequency of the output clocks with the input clock (CLKIN,  $\overline{\text{CLKIN}}$ ) signals. One of the twelve output clocks must be fed back to FBIN for the PLL to maintain synchronization between the differential CLKIN and  $\overline{\text{CLKIN}}$  inputs and the outputs. The output used as feedback is synchronized to the same frequency as the clock (CLKIN and  $\overline{\text{CLKIN}}$ ) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# CDC2582

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS379B – FEBRUARY 1993 – REVISED FEBRUARY 1996

### description (continued)

The Y outputs can be configured to switch in phase and at the same frequency as differential clock inputs (CLKIN and  $\overline{\text{CLKIN}}$ ). Select (SEL1, SEL0) inputs configure up to nine Y outputs, in banks of three, to operate at one-half or double the differential clock input frequency, depending upon the feedback configuration (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clocks.

Output-enable ( $\overline{\text{OE}}$ ) is provided for output control. When  $\overline{\text{OE}}$  is high, the outputs are in the low state. When  $\overline{\text{OE}}$  is low, the outputs are active.  $\overline{\text{CLR}}$  is negative-edge triggered and can be used to reset the outputs operating at half frequency. TEST is used for factory testing of the device and can be used to bypass the PLL. TEST should be strapped to GND for normal operation.

Unlike many products containing a PLL, the CDC2582 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2582 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN and  $\overline{\text{CLKIN}}$ , as well as following any changes to the PLL reference or feedback signal. Such changes occur upon change of SEL1 and SEL0, enabling the PLL via TEST, and upon enable of all outputs via  $\overline{\text{OE}}$ .

The CDC2582 is characterized for operation from 0°C to 70°C.

### detailed description of output configurations

The voltage-controlled oscillator (VCO) used in the CDC2582 has a frequency range of 100 MHz to 200 MHz, twice the operating frequency range of the CDC2582 outputs. The output of the VCO is divided by 2 and by 4 to provide reference frequencies with a 50% duty cycle of one-half and one-fourth the VCO frequency. SEL0 and SEL1 determine which of the two signals are buffered to each bank of device outputs.

One device output must be externally wired to FBIN to complete the PLL. The VCO operates such that the frequency of this output matches that of the CLKIN/ $\overline{\text{CLKIN}}$  signals. In the case that a VCO/2 output is wired to FBIN, the VCO must operate at twice the CLKIN/ $\overline{\text{CLKIN}}$  frequency, resulting in device outputs that operate at the same or one-half the CLKIN/ $\overline{\text{CLKIN}}$  frequency. If a VCO/4 output is wired to FBIN, the device outputs operate at the same or twice the CLKIN/ $\overline{\text{CLKIN}}$  frequency.

### output configuration A

Output configuration A is valid when any output configured as a 1× frequency output in Table 1 is fed back to FBIN. The frequency range for the differential clock input is 50 MHz to 100 MHz when using output configuration A. Outputs configured as 1/2× outputs operate at half the input clock frequency, while outputs configured as 1× outputs operate at the same frequency as the differential clock input.

**Table 1. Output Configuration A**

INPUTS		OUTPUTS	
SEL1	SEL0	1/2× FREQUENCY	1× FREQUENCY
L	L	None	All
L	H	1Yn	2Yn, 3Yn, 4Yn
H	L	1Yn, 2Yn	3Yn, 4Yn
H	H	1Yn, 2Yn, 3Yn	4Yn

NOTE: n = 1, 2, 3



**output configuration B**

Output configuration B is valid when any output configured as a 1× frequency output in Table 2 is fed back to FBIN. The frequency range for the differential clock inputs is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1× outputs operate at the input clock frequency, while outputs configured as 2× outputs operate at double the frequency of the differential clock inputs.

**Table 2. Output Configuration B**


INPUTS		OUTPUTS	
SEL1	SEL0	1× FREQUENCY	2× FREQUENCY
L	L	All	None
L	H	1Yn	2Yn, 3Yn, 4Yn
H	L	1Yn, 2Yn	3Yn, 4Yn
H	H	1Yn, 2Yn, 3Yn	4Yn

NOTE: n = 1, 2, 3

**CDC2582**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH DIFFERENTIAL LVPECL CLOCK INPUTS**

SCAS379B – FEBRUARY 1993 – REVISED FEBRUARY 1996

**functional block diagram**



### Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
CLKIN CLKIN	44, 45	I	Clock input. CLKIN and CLKIN are the differential clock signals to be distributed by the CDC2582 clock-driver circuit. These inputs are used to provide the reference signal to the integrated PLL that generates the clock-output signals. CLKIN and CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and valid CLKIN and CLKIN signals are applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
CLR	40	I	Clear. CLR is used to reset the VCO/4 reference frequency. CLR is negative-edge triggered and should be strapped to VCC or GND for normal operation.
FBIN	48	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero-phase delay between the FBIN and the differential clock input (CLKIN and CLKIN).
OE	42	I	Output enable. OE is the output enable for all outputs. When OE is low, all outputs are enabled. When OE is high, all outputs are in the high-impedance state. Since the feedback signal for the PLL is taken directly from an output terminal, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at OE, enabling the output buffers, a stabilization time is required before the PLL obtains phase lock.
SEL1, SEL0	51, 50	I	Output configuration select. SEL0 and SEL1 select the output configuration for each output bank (e.g., 1x, 1/2x, or 2x) (see Tables 1 and 2).
TEST	41	I	TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation.
1Y1–1Y3 2Y1–2Y3 3Y1–3Y3	2, 5, 8 12, 15, 18 22, 25, 28	O	These outputs are configured by SEL1 and SEL0 to transmit one-half or one-fourth the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on SEL1 and SEL0 and the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally 50% independent of the duty cycle of the input clock signals. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.
4Y1–4Y3	32, 35, 38	O	These outputs transmit one-half the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally 50% independent of the duty cycle of CLKIN. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC	–0.5 V to 4.6 V
Input voltage range, VI (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, VO (see Note 1)	–0.5 V to 5.5 V
Current into any output in the low state, IO	24 mA
Input clamp current, IIK (VI < 0)	–20 mA
Output clamp current, IOK (VO < 0)	–50 mA
Maximum power dissipation at TA = 55°C (in still air) (see Note 2)	1.2 W
Storage temperature range, Tstg	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

**CDC2582**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH DIFFERENTIAL LVPECL CLOCK INPUTS**

SCAS379B – FEBRUARY 1993 – REVISED FEBRUARY 1996

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.6	V
V <sub>IH</sub>	High-level input voltage	CLKIN, $\overline{\text{CLKIN}}$	V <sub>CC</sub> -1.025	V
		Other inputs	2	
V <sub>IL</sub>	Low-level input voltage	CLKIN, $\overline{\text{CLKIN}}$	V <sub>CC</sub> -1.62	V
		Other inputs	0.8	
V <sub>I</sub>	Input voltage	0	5.5	V
I <sub>OH</sub>	High-level output current		-12	mA
I <sub>OL</sub>	Low-level output current		12	mA
T <sub>A</sub>	Operating free-air temperature	0	70	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C		UNIT
			MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN to MAX <sup>†</sup> ,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2		V
	V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = -12 mA	2		
V <sub>OL</sub>	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 100 μA	0.2		V
		I <sub>OL</sub> = 12 mA	0.8		
I <sub>I</sub>	V <sub>CC</sub> = 0 or MAX <sup>†</sup> ,	V <sub>I</sub> = 3.6 V	±10		μA
	V <sub>CC</sub> = 3.6 V,	V <sub>I</sub> = V <sub>CC</sub> or GND	±1		
I <sub>CC</sub>	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0,	Outputs high	5	mA
			Outputs low	5	
C <sub>i</sub>	V <sub>I</sub> = 3 V or 0		4		pF
C <sub>o</sub>	V <sub>O</sub> = 3 V or 0		8		pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

		MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency	VCO is operating at four times the CLKIN/CLKIN frequency		MHz
		VCO is operating at double the CLKIN/CLKIN frequency		
Input clock duty cycle		40%	60%	
Stabilization time <sup>†</sup>	After SEL1, SEL0		50	μs
	After OE↓		50	
	After power up		50	

<sup>†</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.


**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 15 pF (see Note 4 and Figures 1, 2, and 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
Duty cycle		Y	45%	55%	
f <sub>max</sub>			100		MHz
Jitter(pk-pk)	CLKIN↑	Y↑		200	ps
t <sub>phase error</sub> <sup>‡</sup>	CLKIN↑	Y	-500	500	ps
t <sub>sk(o)</sub> <sup>‡</sup>		Y		0.5	ns
t <sub>sk(pr)</sub> <sup>‡</sup>		Y		1	ns
t <sub>r</sub>				1.4	ns
t <sub>f</sub>				1.4	ns

<sup>‡</sup> The propagation delay, t<sub>phase error</sub>, is dependent on the feedback path from any output to FBIN. The t<sub>phase error</sub>, t<sub>sk(o)</sub>, and t<sub>sk(pr)</sub> specifications are only valid for equal loading of all outputs.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

**PARAMETER MEASUREMENT INFORMATION**




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.  
 B. The outputs are measured one at a time with one transition per measurement.  
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.

**Figure 1. Load Circuit and Voltage Waveforms**

**CDC2582**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH DIFFERENTIAL LVPECL CLOCK INPUTS**

SCAS379B – FEBRUARY 1993 – REVISED FEBRUARY 1996

**PARAMETER MEASUREMENT INFORMATION**




- NOTES: A. Output skew,  $t_{\text{sk(o)}}$ , is calculated as the greater of:
- The difference between the fastest and slowest of  $t_{\text{phase error } n}$  ( $n = 1, 2, \dots 6$ )
  - The difference between the fastest and slowest of  $t_{\text{phase error } n}$  ( $n = 7, 8, 9$ )
- B. Process skew,  $t_{\text{sk(pr)}}$ , is calculated as the greater of:
- The difference between the maximum and minimum  $t_{\text{phase error } n}$  ( $n = 1, 2, \dots 6$ ) across multiple devices under identical operating conditions
  - The difference between the maximum and minimum  $t_{\text{phase error } n}$  ( $n = 7, 8, 9$ ) across multiple devices under identical operating conditions

**Figure 2. Skew Waveforms and Calculations**



**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Output skew,  $t_{sk(o)}$ , is calculated as the greater of:
- The difference between the fastest and slowest of  $t_{phase\ error\ n}$  ( $n = 10, 11, \dots 15$ )
- B. Process skew,  $t_{sk(pr)}$ , is calculated as the greater of:
- The difference between the maximum and minimum  $t_{phase\ error\ n}$  ( $n = 10, 11, \dots 15$ ) across multiple devices under identical operating conditions

**Figure 3. Waveforms for Calculation of  $t_{sk(o)}$  and  $t_{sk(pr)}$**

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.