SCAS579A – OCTOBER 1996 – REVISED JANUARY 1998

<ul> <li>Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications</li> </ul>	DGG PACKAGE (TOP VIEW)			
<ul> <li>Distributes One Clock Input to Four Banks of Four Outputs</li> </ul>	V <sub>CC</sub> [		48 V <sub>CC</sub>	
<ul> <li>Separate Output Enable for Each Output Bank</li> </ul>	1Y0 [ 1Y1 [ GND [	3	47 4Y0 46 4Y1 45 GND	
<ul> <li>External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input</li> </ul>	GND [ GND [ 1Y2 [	5	45 GND 44 GND 43 4Y2	
On-Chip Series-Damping Resistors	1Y3 [ V <sub>CC</sub> [	7	42 4Y3 41 V <sub>CC</sub>	
<ul> <li>No External RC Network Required</li> <li>Operates at 3.3-V V<sub>CC</sub></li> </ul>	1G [ GND [	9	40 4G 39 GND	
<ul> <li>Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package</li> </ul>	AV <sub>CC</sub> [ CLK [	11	38 AV <sub>CC</sub> 37 FBIN	
description	AGND [ AGND [	13	36 AGND 35 FBOUT	
The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2516 operates at 3.3-V $V_{CC}$ and provides integrated	GND [ 2G [ V <sub>CC</sub> [ 2Y0 [ 2Y1 [ GND [ GND [	15 16 17 18 19 20	34 GND 33 3G 32 V <sub>CC</sub> 31 3Y0 30 3Y1 29 GND 28 GND	
series-damping resistors that make it ideal for driving point-to-point loads.	2Y2 [ 2Y3 [	22	27 3Y2 26 3Y3	
Four banks of four outputs provide 16 low-skew,	v <sub>cc</sub> [	24	25 V <sub>CC</sub>	

Unlike many products containing PLLs, the CDC2516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AV<sub>CC</sub> to ground.

The CDC2516 is characterized for operation from 0°C to 70°C.

Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the



logic-low state.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SCAS579A - OCTOBER 1996 - REVISED JANUARY 1998


				FUNCTIO	ON TABI	.E				
	INPUTS					OUTPUTS				
1G	2G	3G	4G	CLK	1Y (0:3)	2Y (0:3)	3Y (0:3)	4Y (0:3)	FBOUT	
Х	Х	Х	Х	L	L	L	L	L	L	
L	L	L	L	Н	L	L	L	L	Н	
L	L	L	Н	Н	L	L	L	Н	Н	
L	L	Н	L	Н	L	L	Н	L	Н	
L	L	Н	Н	Н	L	L	Н	Н	Н	
L	Н	L	L	Н	L	Н	L	L	Н	
L	Н	L	Н	Н	L	Н	L	Н	Н	
L	Н	Н	L	Н	L	Н	Н	L	Н	
L	Н	Н	Н	Н	L	Н	Н	Н	Н	
н	L	L	L	Н	Н	L	L	L	Н	
н	L	L	Н	Н	Н	L	L	Н	Н	
н	L	Н	L	Н	Н	L	Н	L	Н	
н	L	Н	Н	Н	н	L	Н	Н	Н	
н	Н	L	L	Н	н	Н	L	L	Н	
н	Н	L	Н	Н	н	Н	L	Н	Н	
н	Н	Н	L	Н	н	Н	Н	L	Н	
н	Н	Н	Н	Н	Н	Н	Н	Н	Н	

#### **AVAILABLE OPTIONS**

	PACKAGE				
TA	SMALL OUTLINE (DGG)				
0°C to 70°C	CDC2516DGGR				



SCAS579A - OCTOBER 1996 - REVISED JANUARY 1998





SCAS579A - OCTOBER 1996 - REVISED JANUARY 1998

#### **Terminal Functions**

TE	TERMINAL				
NAME	NO.	TYPE	DESCRIPTION		
CLK	12	I	Clock input. CLK provides the clock signal to be distributed by the CDC2516 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.		
FBIN	37	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.		
1G	9	I	Output bank enable. 1G is the output enable for outputs $1Y(0:3)$ . When 1G is low, outputs $1Y(0:3)$ are disabled to a logic-low state. When 1G is high, all outputs $1Y(0:3)$ are enabled and switch at the same frequency as CLK.		
2G	16	I	Output bank enable. 2G is the output enable for outputs $2Y(0:3)$ . When 2G is low, outputs $2Y(0:3)$ are disabled to a logic-low state. When 2G is high, all outputs $2Y(0:3)$ are enabled and switch at the same frequency as CLK.		
3G	33	I	Output bank enable. 3G is the output enable for outputs 3Y(0:3). When 3G is low, outputs 3Y(0:3) are disabled to a logic-low state. When 3G is high, all outputs 3Y(0:3) are enabled and switch at the same frequency as CLK.		
4G	40	I	Output bank enable. 4G is the output enable for outputs $4Y(0:3)$ . When 4G is low, outputs $4Y(0:3)$ are disabled to a logic-low state. When 4G is high, all outputs $4Y(0:3)$ are enabled and switch at the same frequency as CLK.		
FBOUT	35	ο	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25$ - $\Omega$ series-damping resistor.		
1Y(0:3)	2, 3, 6, 7	ο	Clock outputs. These outputs provide low-skew copies of CLK. Outputs $1Y(0:3)$ are enabled via 1G. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an integrated 25- $\Omega$ series-damping resistor.		
2Y(0:3)	18, 19, 22, 26	ο	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 2Y(0:3) are enabled via 2G. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated 25- $\Omega$ series-damping resistor.		
3Y(0:3)	31, 30, 27, 26	ο	Clock outputs. These outputs provide low-skew copies of CLK. Outputs $3Y(0:3)$ are enabled via 3G. These outputs can be disabled to a logic-low state by deasserting the 3G control input. Each output has an integrated 25- $\Omega$ series-damping resistor.		
4Y(0:3)	47, 46, 43, 42	ο	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 4Y(0:3) are enabled via 4G. These outputs can be disabled to a logic-low state by deasserting the 4G control input. Each output has an integrated 25- $\Omega$ series-damping resistor.		
AVCC	11, 38	Power	Analog power supply. AV <sub>CC</sub> provides the power reference for the analog circuitry. In addition, AV <sub>CC</sub> can be used to bypass the PLL for test purposes. When AV <sub>CC</sub> is strapped to ground, the PLL is bypassed and CLK is buffered directly to the device outputs.		
AGND	13, 14, 36	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.		
VCC	1, 8, 17, 24, 25, 32, 41, 48	Power	Power supply		
GND	4, 5, 10, 15, 20, 21, 28, 29, 34, 39, 44, 45	Ground	Ground		



SCAS579A - OCTOBER 1996 - REVISED JANUARY 1998

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Voltage range applied to any output in the high	
or low state, $V_O$ (see Notes 1 and 2)	–0.5 V to Vcc + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, $I_{OK}$ ( $V_O$ < 0 or $V_O$ > $V_{CC}$ )	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	0.85 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

#### recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
ЮН	High-level output current		-12	mA
IOL	Low-level output current		12	mA
Т <sub>А</sub>	Operating free-air temperature	0	70	°C
		0	10	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP‡	MAX	UNIT
VIK	Ij = -18 mA		3 V			-1.2	V
	I <sub>OH</sub> = -100 μA		MIN to MAX	V <sub>CC</sub> -0.2			
VOH	I <sub>OH</sub> = -12 mA		3 V	2.4			V
	$I_{OH} = -6 \text{ mA}$		3 V	2.1			
	I <sub>OL</sub> = 100 μA		MIN to MAX			0.2	
VOL	I <sub>OL</sub> = 12 mA		3 V			0.8	V
	I <sub>OL</sub> = 6 mA		3 V			0.55	
Ц	$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
ICC§	$V_I = V_{CC}$ or GND	$I_{O} = 0$ , Outputs: low or high	3.6 V			20	μA
ΔICC	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	3.3 V to 3.6 V			500	μA
Ci	$V_I = V_{CC}$ or GND		3.3 V		4		pF
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6		pF

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

For I<sub>CC</sub> of AV<sub>CC</sub>, see Figure 5. For dynamic digital I<sub>CC</sub>, see Figure 6.



SCAS579A - OCTOBER 1996 - REVISED JANUARY 1998

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
fclock	Clock frequency	25	125	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time <sup>†</sup>		1	ms

<sup>†</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30 \text{ pF}$ (see Note 5 and Figures 1 and 2)<sup>‡</sup>

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.165 V			V <sub>CC</sub> = 3.3 V ± 0.3 V			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
<sup>t</sup> phase error reference (see Figure 3)	66 MHz < CLKIN↑ < 100 MHz	FBIN↑					-0.70.18		ns
<sup>t</sup> phase error, – jitter, (see Note 6)	CLKIN↑ = 100 MHz	FBIN↑	-360		50		-170		ps
t <sub>sk(o)</sub> §	Any Y or FBOUT	Any Y or FBOUT						200	ps
Jitter(pk-pk)	F(clkin > 66 MHz)	Any Y or FBOUT				-100		100	ps
Duty avala	F(clkin ≤ 66 MHz)	Any Y or FBOUT				45%		55%	
Duty cycle	F(clkin > 66 MHz)	Any Y or FBOUT				43%		55%	
tr		Any Y or FBOUT		1.3	1.9	0.7		2.1	ns
tf		Any Y or FBOUT		1.7	2.5	1.2		2.5	ns

<sup>‡</sup>These parameters are not production tested.

 $\$  The t<sub>sk(0)</sub> specification is only valid for equal loading of all outputs.


NOTES: 5. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

6. Phase error does not include jitter. The total phase error is -460 ps to 150 ps for the 5% V<sub>CC</sub> range.



SCAS579A - OCTOBER 1996 - REVISED JANUARY 1998

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  100 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  1.2 ns, t<sub>f</sub>  $\leq$  1.2 ns.
- C. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



SCAS579A - OCTOBER 1996 - REVISED JANUARY 1998





Figure 2. Phase Error and Skew Calculations



SCAS579A - OCTOBER 1996 - REVISED JANUARY 1998



### **TYPICAL CHARACTERISTICS**




SCAS579A - OCTOBER 1996 - REVISED JANUARY 1998

### **MECHANICAL INFORMATION**

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PIN SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated