
D2873, SEPTEMBER 1986 - REVISED FEBRUARY 1989

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Technology
- 8-Bit Resolution
- Differential Reference Inputs
- Parallel Microprocessor Interface
- Conversion and Access Time Over Temperature Range
   Write-Read Mode . . . 1.18 μs and 1.92 μs Read Mode . . . 2.5 μs Max
- No External Clock or Oscillator Components Required
- On-Chip Track-and-Hold
- Low Power Consumption . . . 50 mW Typ
- Single 5-V Supply
- TLC0820B is Direct Replacement for National Semiconductor ADC0820B/BC and Analog Devices AD7820L/C/U; TLC0820A is Direct Replacement for National Semiconductor ADC0820C/CC and Analog Devices AD7820K/B/T


### description

The TLC0820A, TLC0820B, ADC0820B, and ADC0820C are Advanced LinCMOS™ 8-bit analog-to-digital converters each consisting of two 4-bit "flash" converters, a 4-bit digital-to-analog converter, a summing (error) amplifier, control logic, and a result latch circuit. The modified "flash" technique allows low-power integrated circuitry to complete an 8-bit conversion in 1.18 µs over temperature. The on-chip track-and-hold circuit has a 100-ns sample window and allows these devices to convert continuous analog signals having slew rates of up to 100 mV/us without external sampling components. TTL-compatible 3-state output drivers and two modes of operation allow interfacing to a variety of microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

ALL TYPES ... DW OR N PACKAGE TLC0820\_M ... J PACKAGE (TOP VIEW)



TLC0820\_M . . . FK PACKAGE
TLC0820\_I, TLC0820\_C . . . FN PACKAGE
ADC0820\_CI, ADC0820\_C . . . FN PACKAGE



NC-No internal connection

The C-suffix devices are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The I-suffix devices are characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The M-suffix devices are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. See Available Options.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.




D2873, SEPTEMBER 1986 – REVISED FEBRUARY 1989

#### **AVAILABLE OPTIONS**

SYMBOLIZ	ZATION†	OPERATING	TOTAL
DEVICE	PACKAGE SUFFIX	TEMPERATURE RANGE	UNADJUSTED ERROR
TLC0820AC	DW, FN, N	0°C to 70°C	±1 LSB
TLC0820AI	DW, FN, N	-40°C to 85°C	±1 LSB
TLC0820AM	DW, FK, J, N	−55°C to 125°C	±1 LSB
TLC0820BC	DW, FN, N	0°C to 70°C	±0.5 LSB
TLC0820BI	DW, FN, N	-40°C to 85°C	±0.5 LSB
TLC0820BM	DW, FK, J, N	−55°C to 125°C	±0.5 LSB
ADC0820BC	DW, FN, N	0°C to 70°C	±0.5 LSB
ADC0820BI	DW, FN, N	-40°C to 85°C	±0.5 LSB
ADC0820CC	DW, FN, N	0°C to 70°C	±1 LSB
ADC0820CI	DW, FN, N	-40°C to 85°C	±1 LSB

<sup>†</sup>In many instances, these integrated circuits may have both TLC0820 and ADC0820 labeling on the package.

### functional block diagram



# TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED "FLASH" TECHNIQUES D2873, SEPTEMBER 1986 – REVISED FEBRUARY 1989

### **Terminal Functions**

PIN	J	Terminal Functions					
NAME	NO.	DESCRIPTION					
ANLG IN	1	Analog input					
CS	13	This input must be low in order for RD or WD to be recognized by the ADC.					
DO	2	3-state data output, bit 1 (LSB)					
D1	3	3-state data output, bit 2					
D2	4	3-state data output, bit 3					
D3	5	3-state data output, bit 4					
D4	14	3-state data output, bit 5					
D5	15	3-state data output, bit 6					
D6	16	3-state data output, bit 7					
D7	17	3-state data output, bit 8 (MSB)					
GND	10	Ground					
ĪNT	9	In the write-read mode, the interrupt output, $\overline{INT}$ , going low indicates that the internal count-down delay time, $t_{\underline{d(int)}}$ , is complete and the data result is in the output latch. $t_{\underline{d(int)}}$ is typically 800 ns starting after the rising edge of the WR input (see operating characteristics and Figure 3). If RD goes low prior to the end of $t_{\underline{d(int)}}$ , $\overline{INT}$ goes low at the end of $t_{\underline{dRIL}}$ and the conversion results are available sooner (see Figure 2). $\overline{INT}$ is reset by the rising edge of either $\overline{RD}$ or $\overline{CS}$ .					
MODE	7	Mode-selection input. It is internally tied to GND through a 50-μA current source, which acts like a pull-down resistor. read mode: Occurs when this input is low. write-read mode: Occurs when this input is high.					
NC	19	No internal connection					
OFLW	18	Normally the OFLW output is a logical high. However, if the analog input is higher than the V <sub>ref+</sub> , OFLW will be low at the end of conversion. It can be used to cascade 2 or more devices to improve resolution (9 or 10-bits).					
RD	8	In the write-read mode with $\overline{CS}$ low, the 3-state data outpus D0 through D7 are activated when $\overline{RD}$ goes low. $\overline{RD}$ can also be used to increase the conversion speed by reading data prior to the end of the internal count-down delay time. As a result, the data transferred to the output latch is latched after the falling edge of $\overline{RD}$ . In the read mode with $\overline{CS}$ low, the conversion starts with $\overline{RD}$ going low. $\overline{RD}$ also enables the 3-state data outputs upon completion of the conversion. The RDY output going into the high-impedance state and $\overline{INT}$ going low indicates completion of the conversion.					
REF –	11	This input voltage is placed on the bottom of the resistor ladder.					
REF+	12	This input voltage is placed on the top of the resistor ladder.					
VCC	20	Power supply voltage					
WR/RDY	6	In the write-read mode with $\overline{CS}$ low, the conversion is started on the falling edge of the $\overline{WR}$ input signal. The result of the conversion is strobed into the output latch after the internal count-down delay time, $t_{d(int)}$ , provided that the $\overline{RD}$ input does not go low prior to this time. $t_{d(int)}$ is approximately 800 ns.  In the READ mode, RDY (an open-drain output) will go low after the falling edge of $\overline{CS}$ , and will go into the high-impedance state when the conversion is strobed into the output latch. It is used to simplify the interface to a microprocessor system.					



D2873, SEPTEMBER 1986 – REVISED FEBRUARY 1989

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	TLC0820_C ADC0820_C	TLC0820_I ADC0820_CI	TLC0820_M	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	10	10	10	V
Input voltage range, all inputs (see Note 1)	-0.2 to V <sub>CC</sub> +0.2	-0.2 to V <sub>CC</sub> +0.2	-0.2 to V <sub>CC</sub> +0.2	V
Output voltage range, all outputs (see Note 1)	-0.2 to V <sub>CC</sub> +0.2	-0.2 to V <sub>CC</sub> +0.2	-0.2 to V <sub>CC</sub> +0.2	V
Operating free-air temperature range	0 to 70	-40 to 85	-55 to 125	°C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package			260	°C
Case temperature for 10 seconds: FN package	260	260		°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package			300	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260	260	260	°C

NOTE 1: All voltages are with respect to network GND.

### recommended operating conditions

			TLC0820_C TLC0820_I TLC0820_M ADC0820_C ADC0820_CI TLC0820_M					UNIT				
			MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage	Supply voltage, V <sub>CC</sub>		4.5	5	8	4.5	5	8	4.5	5	8	V
Analog input vo	oltage		-1.0 V <sub>CC</sub> +0.1		-0.1	1 V <sub>CC</sub> +0.1		-0.1 V <sub>CC</sub> +0.1		V		
Positive refere	nce voltage, V <sub>R</sub>	EF+	V <sub>REF</sub> -		Vcc	V <sub>REF</sub> -		Vcc	VREF-		Vcc	V
Negative refere	ence voltage, V	REF-	GND		V <sub>REF+</sub>	GND		VREF+	GND		V <sub>REF+</sub>	V
High-level input voltage,	V <sub>CC</sub> = 4.75 V to 5.25 V	CS, WR/ RDY, RD	2			2			2			V
ViH		MODE	3.5			3.5			3.5			V
Low-level input voltage,	V <sub>CC</sub> = 4.75 V to 5.25 V	CS, WR/ RDY, RD			0.8			0.8			0.8	V
VIL		MODE			1.5			1.5			1.5	V
Delay to next of (see Figures 1.	Delay to next conversion t <sub>d(NC)</sub> (see Figures 1, 2, 3, and 4)		500			500			500			ns
Delay time from WR to RD in write-read mode, t <sub>dwR</sub> (see Figure 2)		0.4			0.4			0.4			μs	
· ·	Write-pulse duration in write-read mode, (t <sub>dwR</sub> ) (see Figures 2, 3, and 4)		0.5		50	0.5		50	0.5		50	μs
Operating free-air temperature, TA		0		70	- 40		85	-55		125	5C	

# TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED "FLASH" TECHNIQUES D2873, SEPTEMBER 1986 – REVISED FEBRUARY 1989

# electrical characteristics at specified operating free-air temperature, $V_{CC} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP‡	MAX	UNIT	
\/~··	High-level output voltage	Any D, INT, or OFLW	V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -360 μA	Full range	2.4			V	
VOH			V <sub>CC</sub> = 4.75 V,	Full range	4.5			V	
			I <sub>OH</sub> = -10 μA	25°C	4.6				
V	Low-level output voltage	Any D, OFLW, INT,	$V_{CC} = 5.25 \text{ V},$	Full range			0.4	V	
VOL	Low-level output voltage	or WR/RDY	I <sub>OL</sub> = 1.6 mA	25°C			0.34	V	
		CS or RD		Full range		0.005	1		
		WR/RDY		Full range			3		
lιΗ	High-level input current	WK/KDT	V <sub>IH</sub> = 5 V	25°C		0.1	0.3	μΑ	
		MODE	]	Full range			200		
		IVIODE		25°C		50	170		
Iμ	Low-level input current	CS, WR/RDY, RD, or MODE	V <sub>IL</sub> = 0	Full range		-0.005	-1	μΑ	
	Off-state (high-impedance state)		V <sub>O</sub> = 5 V	Full range			3		
loz		Any D or WR/RDY		25°C		0.1	0.3		
OZ output current	output current		V <sub>O</sub> = 0	Full range			-3	μΑ	
			VO = 0	25°C		-3 μ -0.1 -0.3 3 0.3			
			CS at 5 V,	Full range			3	μА	
l <sub>l</sub>	Analog input current		V <sub>I</sub> = 5 V	25°C			0.3		
'1	7 maiog inpat ourient		CS at 5 V,	Full range			-3	3 μA	
			V <sub>I</sub> = 0	25°C       4.6         Full range       0.4         25°C       0.34         Full range       0.005       1         Full range       3         25°C       0.1       0.3         Full range       200         25°C       50       170         Full range       3         25°C       0.1       0.3         Full range       3       25°C       -0.1       -0.3         Full range       3       25°C       -0.3       -0.3       Full range       -3       25°C       -0.3         Full range       7       25°C       -0.3       -0.3       Full range       -6       25°C       -0.3       -1	-0.3				
		Any D, OFLW, INT,	V <sub>O</sub> = 5 V	Full range	7				
		or WR/RDY	VO = 0 V	25°C	8.4	14			
1	Short-circuit output current	Any D or OFLW		Full range	-6			<b>m</b> Λ	
los	Short-circuit output current	Any D of OFLW	V <sub>O</sub> = 0	25°C	-7.2	-12		mA	
		INT	VO = 0	Full range	-4.5				
				25°C		-9			
R <sub>ref</sub>	Reference resistance			Full range	1.25		6	kΩ	
· itel				25°C	1.4	2.3	5.3	N22	
loo	Supply current		CS, WR/RDY,	Full range			15	mA	
ICC			and RD at 0 V	25°C		7.5	13		
Ci	Input capacitance	Any digital		Full range				pF	
		ANLG IN		Ů		45		Pi	
Co	Output capacitance	Any digital		Full range			5	pF	

<sup>†</sup> Full range is as apecified in recommended operating conditions.



<sup>‡</sup> All typical values are at  $T_A = 25$ °C.

D2873, SEPTEMBER 1986 - REVISED FEBRUARY 1989

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $V_{REF+} = 5 \text{ V}$ , $V_{REF-} = 0$ , $t_r = t_f = 20 \text{ ns}$ , $T_A = 25 ^{\circ} \text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		TLC0820B ADC0820B			TLC0820A ADC0820C			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
ksvs	Supply voltage sensitivity	$V_{CC} = 5 V \pm 5\%,$ $T_A = MIN \text{ to MAX}$			±1/16	±1/4		±1/16	±1/4	LSB
	Total unadjusted error‡	MODE at 0 V, T	A = MIN to MAX			1/2			1	LSB
tconvR	Read mode conversion time	MODE at 0 V,	MODE at 0 V, See Figure 1		1.6	2.5		1.6	2.5	μs
<sup>t</sup> d(int)	Internal countdown delay time	MODE at 5V, C <sub>L</sub> = 50 pF, See Figures 3 and 4			800	1300		800	1300	ns
<sup>t</sup> aR	Access time from $\overline{\text{RD}} \downarrow$	MODE at 0 V,	See Figure 1		t <sub>convR</sub> +20	t <sub>convR</sub> +50		t <sub>convR</sub> +20	t <sub>convR</sub> +50	ns
		MODE at 5 V,	$C_L = 15 pF$		190	280		190	280	ns
<sup>t</sup> aR1	Access time from RD↓	t <sub>dWR</sub> < t <sub>d</sub> (int), See Figure 2	C <sub>L</sub> = 100 pF		210	320		210	320	
		MODE at 5 V,	C <sub>L</sub> = 15 pF		70	120		70	120	ns
<sup>t</sup> aR2	Access time from RD↓	t <sub>dWR</sub> > t <sub>d</sub> (int), See Figure 3	C <sub>L</sub> = 100 pF		90	150		90	150	
t <sub>alNT</sub>	Access time from INT↓	MODE at 5 V,	See Figure 4		20	50		20	50	ns
<sup>t</sup> dis	Disable time from RD↑	R <sub>L</sub> = 1 kΩ, See Figures 1, 2, 3	C <sub>L</sub> = 10 pF, 3, and 5		70	95		70	95	ns
<sup>t</sup> dRDY	Delay time from CS to RDY	MODE at 0 V, See Figure 1	$C_L = 50 \text{ pF},$		50	100		50	100	ns
<sup>t</sup> dRIH	Delay time from $\overline{RD}$ to $\overline{INT}$	C <sub>L</sub> = 50 pF, See Figures 1, 2, a	and 3		125	225		125	225	ns
<sup>t</sup> dRIL	Delay time from $\overline{\text{RD}}\downarrow$ to $\overline{\text{INT}}\downarrow$	MODE at 5 V, See Figure 2	tdWR < td(int),		200	290		200	290	ns
tdWIH	Delay time from WR↑ to INT↑	MODE at 5 V, See Figure 4	C <sub>L</sub> = 50 pF,		175	270		175	270	ns
	Slew rate tracking				0.1			0.1		ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> Total unadjusted error includes offset, full-scale, and linearity errors.

D2873, SEPTEMBER 1986 - REVISED FEBRUARY 1989

### PARAMETER MEASUREMENT INFORMATION




Figure 1. Read Mode Waveforms (Mode Pin Low)




Figure 2. Write-Read Mode Waveforms [Mode Pin High and t<sub>dWR</sub> < t<sub>d(int)</sub>]




Figure 3. Write-Read Waveforms [Mode Pin High and t<sub>dWR</sub> > t<sub>d(int)</sub>]

D2873, SEPTEMBER 1986 - REVISED FEBRUARY 1989

### PARAMETER MEASUREMENT INFORMATION




Figure 4. Write-Read Mode Waveforms (Stand-Alone Operation, MODE High, and RD Low)




Figure 5. Test Circuit and Voltage Waveforms



D2873, SEPTEMBER 1986 – REVISED FEBRUARY 1989

### PRINCIPLES OF OPERATION

The TLC0820A, TLC0820B, ADC0820B, and ADC0820C each employ a combination of sampled-data comparator techniques and "flash" techniques common to many high-speed converters. Two 4-bit "flash" analog-to-digital conversions are used to give a full 8-bit output.

The recommended analog input voltage range for conversion is -0.1 V to  $V_{CC} + 0.1 \text{ V}$ . Analog input signals that are less than  $V_{REF-} + 1/2 \text{ LSB}$  or greater than  $V_{REF+} - 1/2 \text{ LSB}$  convert to 00000000 or 111111111, respectively. The reference inputs are fully differential with common-mode limits defined by the supply rails. The reference input values define the full-scale range of the analog input. This allows the gain of the ADC to be varied for ratiometric conversion by changing the  $V_{REF+}$  and  $V_{REF-}$  voltages.

The device operates in two modes, read (only) and write-read, which are selected by MODE. The converter is set to the read (only) mode when MODE is low. In the read mode, the  $\overline{WR}/RDY$  pin is used as an output and is referred to as the ready pin. In this mode, a low on the ready pin while  $\overline{CS}$  is low indicates that the device is busy. Conversion starts on the failing edge of  $\overline{RD}$  and is completed no more than 2.5  $\mu$ s later when  $\overline{INT}$  falls and the ready pin returns to a high-impedance state. Data outputs also change from high-impedance to active states at this time. After the data is read,  $\overline{RD}$  is taken high,  $\overline{INT}$  returns high, and the data outputs return to their high-impedance states.

The converter is set to the write-read mode when MODE is high and  $\overline{\text{WR}}/\text{RDY}$  is referred to as the write pin. Taking  $\overline{\text{CS}}$  and the write pin low selects the converter and initiates measurement of the input signal. Approximately 600 ns after the write pin returns high, the conversion is completed. Conversion starts on the rising edge of  $\overline{\text{WR}}/\text{RDY}$  in the write-read mode.

The high-order 4-bit "flash" ADC measures the input by means of 16 comparators operating simultaneously. A high precision 4-bit DAC then generates a discrete analog voltage from the result of that conversion. After a time delay, a second bank of comparators does a low-order conversion on the analog difference between the input level and the high-order DAC output. The results from each of these conversions enter an 8-bit latch and are output to the 3-state buffers on the failing edge of  $\overline{\text{RD}}$ .



D2873, SEPTEMBER 1986 – REVISED FEBRUARY 1989

### **APPLICATION INFORMATION**




Figure 6. Configuration for 9-Bit Resolution



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated