

***TLC34076-170***  
***Video Interface Palette***  
***Data Manual***

*SLAS076*  
*September 1993*



# Contents

<i>Section</i>	<i>Title</i>	<i>Page</i>
<b>1</b>	<b>Introduction</b>	<b>1-1</b>
1.1	Features	1-1
1.2	Functional Block Diagram	1-3
1.3	Terminal Assignments	1-4
1.4	Ordering Information	1-4
1.5	Terminal Functions	1-5
<b>2</b>	<b>Detailed Description</b>	<b>2-1</b>
2.1	MPU Interface	2-1
2.2	Color Palette RAM	2-1
2.2.1	Writing to the Color Palette RAM	2-2
2.2.2	Reading From the Color Palette RAM	2-2
2.2.3	Palette Page Register	2-2
2.3	Input/Output Clock Selection and Generation	2-2
2.3.1	SCLK	2-4
2.3.2	VCLK	2-5
2.4	Multiplexing Scheme	2-7
2.4.1	VGA Pass-Through Mode	2-7
2.4.2	Multiplexing Modes	2-8
2.4.3	Special Nibble Mode	2-8
2.4.4	True Color Mode	2-8
2.4.5	Multiplex Control Register	2-9
2.4.6	Read Masking	2-14
2.5	Reset	2-14
2.5.1	Power-On Reset	2-14
2.5.2	Hardware Reset	2-14
2.5.3	Software Reset	2-14
2.5.4	VGA Pass-Through Mode Default Conditions	2-14
2.6	Frame Buffer Interface	2-15
2.7	Analog Output Specifications	2-15
2.8	$\overline{\text{HSYNC}}$ , $\overline{\text{VSYNC}}$ , and $\overline{\text{BLANK}}$	2-17
2.9	Split Shift-Register Transfer VRAMs and Special Nibble Mode	2-17
2.9.1	Split Shift-Register Transfer VRAMs	2-17
2.9.2	Special Nibble Mode	2-18
2.10	MUXOUT Output	2-19
2.11	General Control Register	2-19
2.11.1	HSYNCOUT and VSYNCOUT (Bits 0 and 1)	2-20

## Contents (Continued)

<i>Section</i>	<i>Title</i>	<i>Page</i>
2.11.2	Split Shift-Register Transfer Enable (SSRT) and Special Nibble Mode Enable (SNM) (Bits 2 and 3) . . . . .	2–20
2.11.3	Pedestal Enable Control (Bit 4) . . . . .	2–20
2.11.4	Sync Enable Control (Bit 5) . . . . .	2–20
2.11.5	Little-/Big-Endian-Mode Control (Bit 6) . . . . .	2–21
2.11.6	MUXOUT (Bit 7) . . . . .	2–21
2.12	Test Register . . . . .	2–21
2.12.1	Frame Buffer Data Flow Test . . . . .	2–22
2.12.2	Identification Code . . . . .	2–22
2.12.3	Ones Accumulation Screen Integrity Test . . . . .	2–22
2.12.4	Analog Test . . . . .	2–22
<b>3</b>	<b>Electrical Specifications . . . . .</b>	<b>3–1</b>
3.1	Absolute Maximum Ratings Over Operating Free-Air Temperature Range . . . . .	3–1
3.2	Recommended Operating Conditions . . . . .	3–1
3.3	Electrical Characteristics . . . . .	3–2
3.4	Operating Characteristics . . . . .	3–3
3.5	Timing Requirements . . . . .	3–4
3.6	Switching Characteristics . . . . .	3–5
3.7	Timing Diagrams . . . . .	3–6
<b>Appendix A</b>	<b>SCLK/VCLK and the TMS340x0 . . . . .</b>	<b>A–1</b>
<b>Appendix B</b>	<b>PC Board Layout Considerations . . . . .</b>	<b>B–1</b>
<b>Appendix C</b>	<b>SCLK Frequency &lt; VCLK Frequency . . . . .</b>	<b>C–1</b>
<b>Appendix D</b>	<b>Mechanical Data . . . . .</b>	<b>D–1</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1-1	Functional Block Diagram . . . . .	1-3
1-2	Terminal Assignments . . . . .	1-4
2-1	DOTCLK/VCLK/SCLK Relationship . . . . .	2-3
2-2	SCLK/VCLK Control Timing (SSRT Disabled, SCLK Frequency = VCLK Frequency) . .	2-5
2-3	SCLK/VCLK Control Timing (SSRT Enabled, SCLK Frequency = VCLK Frequency) . .	2-6
2-4	SCLK/VCLK Control Timing (SSRT Disabled, SCLK Frequency = 4 × VCLK Frequency) . . . . .	2-6
2-5	SCLK/VCLK Control Timing (SSRT Enabled, SCLK Frequency = 4 × VCLK Frequency) . . . . .	2-7
2-6	Equivalent Circuit of the IOG Current Output . . . . .	2-15
2-7	7.5-IRE, 8-Bit Composite Video Output . . . . .	2-16
2-8	0-IRE, 8-Bit Composite Video Output . . . . .	2-16
2-9	Relationship Between SFLAG/NFLAG, $\overline{\text{BLANK}}$ , and SCLK . . . . .	2-18
2-10	SFLAG/NFLAG Timing in Special Nibble Mode . . . . .	2-19
2-11	Test Register Control Word State Diagrams . . . . .	2-21
2-12	Internal Comparator Circuitry for Analog Test . . . . .	2-23
3-1	MPU Interface Timing . . . . .	3-7
3-2	Video Input/Output . . . . .	3-8
3-3	SFLAG/NFLAG Timing . . . . .	3-8

## List of Tables

<i>Table</i>	<i>Title</i>	<i>Page</i>
2-1	Internal Register Map . . . . .	2-1
2-2	Allocation of Palette Page Register Bits . . . . .	2-2
2-3	Input Clock Selection Register Format . . . . .	2-3
2-4	Output Clock Selection Register Format . . . . .	2-4
2-5	VCLK/SCLK Divide Ratio Selection . . . . .	2-4
2-6	Mode and Bus Width Selection . . . . .	2-10
2-7	True Color Mode . . . . .	2-12
2-8	True Color Bit Definitions . . . . .	2-13
2-9	Pixel Data Distribution in Special Nibble Mode . . . . .	2-18
2-10	General Control Register Bit Functions . . . . .	2-20
2-11	Test Mode Selection . . . . .	2-21
2-12	Test Register Bit Definitions for Analog Test . . . . .	2-23
2-13	D<7:4> Bit Coding for Analog Comparisons . . . . .	2-23



***TLC34076-170***  
***Video Interface Palette***  
***Data Manual***



## **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

This device includes circuits that are patented and circuit designs that have patents pending.

D4092, SEPTEMBER 1993

Copyright © 1993, Texas Instruments Incorporated

Printed in the U.S.A.

## **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

D4092, SEPTEMBER 1993

Copyright © 1993, Texas Instruments Incorporated

Printed in the U.S.A.



this document needs to fixed — use the TOC\_4 document – 10–1 fc

# Contents

<i>Section</i>	<i>Title</i>	<i>Page</i>
<b>1</b>	<b>Introduction</b>	<b>1-1</b>
1.1	Features	1-1
1.2	Functional Block Diagram	1-3
1.3	Terminal Assignments	1-4
1.4	Ordering Information	1-4
1.5	Terminal Functions	1-5
<b>2</b>	<b>Detailed Description</b>	<b>2-1</b>
2.1	MPU Interface	2-1
2.2	Color Palette RAM	2-1
2.2.1	Writing to the Color Palette RAM	2-2
2.2.2	Reading From the Color Palette RAM	2-2
2.2.3	Palette Page Register	2-2
2.3	Input/Output Clock Selection and Generation	2-2
2.3.1	SCLK	2-4
2.3.2	VCLK	2-5
2.4	Multiplexing Scheme	2-7
2.4.1	VGA Pass-Through Mode	2-7
2.4.2	Multiplexing Modes	2-8
2.4.3	Special Nibble Mode	2-8
2.4.4	True Color Mode	2-8
2.4.5	Multiplex Control Register	2-9
2.4.6	Read Masking	2-14
2.5	Reset	2-14
2.5.1	Power-On Reset	2-14
2.5.2	Hardware Reset	2-14
2.5.3	Software Reset	2-14
2.5.4	VGA Pass-Through Mode Default Conditions	2-14
2.6	Frame Buffer Interface	2-15
2.7	Analog Output Specifications	2-15
2.8	$\overline{\text{HSYNC}}$ , $\overline{\text{VSYNC}}$ , and $\overline{\text{BLANK}}$	2-17
2.9	Split Shift Register Transfer VRAMs and Special Nibble Mode	2-17
2.9.1	Split Shift Register Transfer VRAMs	2-17
2.9.2	Special Nibble Mode	2-18
2.10	MUXOUT Output	2-19
2.11	General Control Register	2-19
2.11.1	HSYNCOOUT and VSYNCOOUT (Bits 0 and 1)	2-20

# Contents (continued)

<i>Section</i>	<i>Title</i>	<i>Page</i>
2.11.2	Split Shift Register Transfer Enable (SSRT) and Special Nibble Mode Enable (SNM) (Bits 2 and 3) . . . . .	2-20
2.11.3	Pedestal Enable Control (Bit 4) . . . . .	2-20
2.11.4	Sync Enable Control (Bit 5) . . . . .	2-20
2.11.5	Little/Big Endian Mode Control (Bit 6) . . . . .	2-20
2.11.6	MUXOUT (Bit 7) . . . . .	2-21
2.12	Test Register . . . . .	2-21
2.12.1	Frame Buffer Data Flow Test . . . . .	2-22
2.12.2	Identification Code . . . . .	2-22
2.12.3	Ones Accumulation Screen Integrity Test . . . . .	2-22
2.12.4	Analog Test . . . . .	2-22
<b>3</b>	<b>Electrical Specifications . . . . .</b>	<b>3-1</b>
3.1	Absolute Maximum Ratings Over Operating Free-Air Temperature Range . . . . .	3-1
3.2	Recommended Operating Conditions . . . . .	3-1
3.3	Electrical Characteristics . . . . .	3-2
3.4	Operating Characteristics . . . . .	3-3
3.5	Timing Requirements . . . . .	3-4
3.6	Switching Characteristics . . . . .	3-5
3.7	Timing Diagrams . . . . .	3-7
<b>Appendix A</b>	<b>SCLK/VCLK and the TMS340x0</b>	
<b>A-1</b>		
<b>Appendix B</b>	<b>PC Board Layout Considerations</b>	
<b>B-1</b>		
<b>Appendix C</b>	<b>SCLK Frequency &lt; VCLK Frequency</b>	
<b>C-1</b>		
<b>Appendix D</b>	<b>Mechanical Data</b>	
<b>D-1</b>		

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1-1	Functional Block Diagram .....	1-3
1-2	Terminal Assignments .....	1-4
2-1	DOTCLK/VCLK/SCLK Relationship .....	2-3
2-2	SCLK/VCLK Control Timing .....	2-5
2-3	SCLK/VCLK Control Timing .....	2-6
2-4	SCLK/VCLK Control Timing .....	2-6
2-5	SCLK/VCLK Control Timing .....	2-7
2-6	Equivalent Circuit of the IOG Current Output .....	2-15
2-7	7.5-IRE, 8-Bit Composite Video Output .....	2-16
2-8	0-IRE, 8-Bit Composite Video Output .....	2-16
2-9	Relationship Between SFLAG/NFLAG, $\overline{\text{BLANK}}$ , and SCLK .....	2-18
2-10	SFLAG/NFLAG Timing in Special Nibble Mode .....	2-19
2-11	Test Register Control Word State Diagrams .....	2-21
2-12	Internal Comparator Circuitry for Analog Test .....	2-23
3-1	MPU Interface Timing .....	3-7
3-2	Video Input/Output .....	3-8
3-3	SFLAG/NFLAG Timing .....	3-8

## List of Tables

<i>Table</i>	<i>Title</i>	<i>Page</i>
2-1	Internal Register Map .....	2-1
2-2	Allocation of Palette Page Register Bits .....	2-2
2-3	Input Clock Selection Register Format .....	2-3
2-4	Output Clock Selection Register Format .....	2-4
2-5	VCLK/SCLK Divide Ratio Selection .....	2-4
2-6	Mode and Bus Width Selection .....	2-10
2-7	True Color Mode .....	2-12
2-8	True Color Bit Definitions .....	2-13
2-9	Pixel Data Distribution in Special Nibble Mode .....	2-18
2-10	General Control Register Bit Functions .....	2-20
2-11	Test Mode Selection .....	2-21
2-12	Test Register Bit Definitions for Analog Test .....	2-23
2-13	D<7:4> Bit Coding for Analog Comparisons .....	2-23

# 1 Introduction

The TLC34076-170 video interface palette (VIP) is designed to provide lower system cost with a higher level of integration. The device incorporates all of the high-speed timing, synchronizing, and multiplexing logic usually associated with graphics systems into one device, thus greatly reducing chip count. Since all high-speed signals (excluding the clock source) are contained on-chip, RF noise considerations are simplified. Maximum flexibility is provided through the pixel multiplexing scheme, which allows for 32-, 16-, 8-, and 4-bit pixel buses to be accommodated without any circuit modification. This enables the system to be easily reconfigured for varying amounts of available video RAM. Data can be split into one, two, four, or eight bit planes. The TLC34076-170 is software-compatible with the IMMSG176/8 and Brooktree BT476/8 color palettes.

The TLC34076-170 VIP is pin-for-pin compatible with the TLC34075 VIP but contains additional 24- and 16-bit true-color modes as well as the ability to select little- or big-endian data formats for the pixel bus frame buffer interface.

The TLC34076-170 features a separate video graphics adapter (VGA) bus that allows data from the feature connector of most VGA-supported personal computers to be fed directly into the palette without the need for external data multiplexing. This allows a replacement graphics board to remain downward compatible by utilizing the existing graphics circuitry often located on the motherboard.

The 24- and 16-bit true-color modes that are provided allow bits of color information to be transferred directly from the pixel port to the digital-to-analog converters (DACs). Depending on which true-color mode is selected, an overlay function is provided using the remaining bits of the pixel bus. The 24-bit modes allow overlay with the eight remaining bits of the pixel bus, while the TARGA (5-5-5) 16-bit mode allows overlay with the one remaining bit of the divided pixel bus.

The TLC34076-170 has a 256-by-24 color lookup table with triple 8-bit video D/A converters capable of directly driving a doubly terminated 75- $\Omega$  line. Sync generation is incorporated on the green output channel. HSYNC and VSYNC are fed through the device and optionally inverted to indicate screen resolution to the monitor. A palette page register provides the additional bits of palette address when one, two, or four bit planes are used. This allows the screen colors to be changed with only one MPU write cycle.

Clocking is provided through one of four or five inputs (three TTL- and either one ECL- or two TTL-compatible) and is software selectable. The video and shift-clock outputs provide a software-selected divide ratio of the chosen clock input.

The TLC34076-170 can be connected directly to the serial port of VRAM devices, eliminating the need for any discrete logic. Support for split shift-register transfers is also provided.

## 1.1 Features

- Versatile multiplexing interface allows lower pixel bus rate
- High level of integration to provide lower system cost and complexity
- Direct VGA pass-through capability
- Versatile pixel bus interface supports little- and big-endian data formats
- True color (direct-addressing) modes support various 24- and 16-bit formats
- 5-6-5 XGA-format compatible
- 5-5-5 TARGA-format compatible
- Directly interfaces to TMS34010/TMS34020 and other graphics processors
- Triple 8-bit D/A converters
- 85-, 110-, and 135-MHz versions
- 256-word color palette RAM
- Palette page register
- On-chip voltage reference
- RS-343A-compatible outputs

- TTL-compatible inputs
- Standard MPU interface
- Pixel word mask
- On-chip clock selection
- Directly interfaces to video RAM
- Supports split shift-register transfers
- Software downward-compatible with INMOS IMSG176/8 and Brooktree BT476/8 color palettes
- TIGA™-software-standard compatible
- LinEPIC™ 0.8-μm CMOS process

LinEPIC and TIGA are trademarks of Texas Instruments Incorporated.

## 1.2 Functional Block Diagram




Figure 1-1. Functional Block Diagram

### 1.3 Terminal Assignments




Figure 1-2. Terminal Assignments

### 1.4 Ordering Information

TLC34076-170 FN

Pixel clock frequency indicator \_\_\_\_\_

Package \_\_\_\_\_

MUST CONTAIN TWO LETTERS:

FN: square plastic J-led chip carrier

## 1.5 Terminal Functions†

PIN		I/O	DESCRIPTION
NAME	NO.		
$\overline{\text{BLANK}}$ , $\overline{\text{VGABLANK}}$	60, 61	I (TTL compatible)	The two blanking inputs are provided to remove any external multiplexing of the signals that may cause data and blank to skew. When the VGA pass-through mode is set in the multiplex control register, the $\overline{\text{VGABLANK}}$ input is used for blanking; otherwise, $\overline{\text{BLANK}}$ is used.
$\text{CLK}<0:2>$	77, 76, 75	I (TTL compatible)	The three dot-clock inputs can be used to drive the dot clock at frequencies up to 135 MHz. When the VGA pass-through mode is active, $\text{CLK0}$ is used by default.
$\text{CLK3}$ , $\overline{\text{CLK3}}$	74, 73	I (TTL/ECL compatible)	The dual-mode dot-clock inputs are ECL-compatible inputs, but a TTL clock may be used on either $\text{CLK3}$ or $\overline{\text{CLK3}}$ if so selected in the input clock selection register. These inputs may be selected as the dot clocks for any frequency of operation up to the device limit. One input can also be used with a single-ended ECL clock source if the unused input is externally terminated to provide the proper common-mode level.
COMP	52	I	The compensation input provides compensation for the internal reference amplifier. A resistor (optional) and ceramic capacitor are required between this terminal and $V_{DD}$ . The resistor and capacitor must be as close to the device as possible to avoid noise pickup. Refer to Appendix B for more details.
$\text{D}<0:7>$	36–43	I/O (TTL compatible)	The MPU interface data bus that is used to transfer data in and out of the register map and palette/overlay RAM
FS ADJUST	51	I	The full-scale adjustment terminal must have a resistor connected between it and GND to control the full-scale range of the DACs.
GND	44, 54, 56, 80	I	All GND terminals must be connected. The analog and digital GND terminals are connected internally.
$\overline{\text{HSYNCOUT}}$ , $\overline{\text{VSYNCOUT}}$	46, 47	O (TTL compatible)	The horizontal and vertical sync outputs of the true/complement gate mentioned in the HSYNC, VSYNC description below (see Section 2.8)
$\overline{\text{HSYNC}}$ , $\overline{\text{VSYNC}}$	58, 59	I (TTL compatible)	The horizontal and vertical sync inputs that are used to generate the sync level on the green current output. They are active-low inputs for the normal modes and are passed through a true/complement gate. For the VGA pass-through mode, they are passed through to $\overline{\text{HSYNCOUT}}$ and $\overline{\text{VSYNCOUT}}$ without polarity change as specified by the control register (see Section 2.8).
IOR, IOG, IOB	48, 49, 50	O	These analog current outputs can drive a 37.5- $\Omega$ load directly (doubly terminated 75- $\Omega$ line), thus eliminating the need for any external buffering.
$\overline{\text{MUXOUT}}$	63	O (TTL compatible)	The multiplex output control is software programmable. It is set low to indicate to external devices that VGA pass-through mode is being used when the multiplex control register value is set to 2Dh. If bit 7 of the general control register is set high after the mode is set, this output goes high. This terminal is only used for external control; it affects no internal circuitry.
$\text{P}<0:31>$	29–1, 84–82	I (TTL compatible)	The pixel input port can be used in various modes as shown in the multiplex control register. It also supports little-/big-endian data formats. All unused terminals must be tied to GND.

† Although leaving unused terminals floating does not adversely affect device operation, tying unused terminals to GND lowers power consumption and thus is recommended.



## 1.5 Terminal Functions (Continued)†

PIN NAME	NO.	I/O	DESCRIPTION
$\overline{RD}$	31	I (TTL compatible)	A low logic level on the read strobe input initiates a read from the TLC34076-170 register map. Reads are performed asynchronously and are initiated on the falling edge of $\overline{RD}$ (see Figure 3–1).
RS<0:3>	32–35	I (TTL compatible)	The register select inputs specify the location in the register map that is to be accessed as shown in Table 2–1.
SCLK	79	O (TTL compatible)	The shift clock output is selected as a submultiple of the dot clock input. SCLK is gated off during blanking.
SFLAG/ NFLAG	62	I (TTL compatible)	The split shift-register transfer flag or nibble flag input has two functions. When the general control register bit 3 = 0 and bit 2 = 1, the split shift-register transfer function is enabled and a low-to-high transition on this terminal during a blank sequence initiates an extra SCLK cycle to allow a split shift-register transfer in the VRAMs. When the general control register bit 3 = 1 and bit 2 = 0, the special nibble mode is enabled and this input is sampled at the falling edge of VCLK. A high sample value indicates that the next SCLK rising edge should latch the high nibble of each byte of the pixel data bus; a low sample value indicates that the low nibble of each byte of the pixel data bus should be latched (see Section 2.9). When the general control register bit 3 = 0 and bit 2 = 0, this terminal is ignored. The condition of bit 3 = 1 and bit 2 = 1 is not allowed, and device operation is unpredictable if the bits are set to these values.
VCLK	78	O (TTL compatible)	The video clock output is user-programmable, and it is used for the synchronization of the TLC34076-170 to a graphics processor.
VDD	45, 55, 57, 81	I	All VDD terminals must be connected. The analog and digital VDD terminals are connected internally.
VGA<0:7>	65–72	I(TTL compatible)	The VGA pass-through bus can be selected as the pixel bus for VGA pass-through mode. It does not allow for any multiplexing.
Vref	53	I	The voltage reference for the DACs. An internal voltage reference of nominally 1.235 V is supplied. A 0.1- $\mu$ F ceramic capacitor between this terminal and GND is recommended for noise filtering using either the internal or an external reference voltage. The internal reference voltage can be overridden by an externally supplied voltage. The typical connection is shown in Appendix B.
$\overline{WR}$	30	I (TTL compatible)	A low logic level on the write strobe input initiates a write to the TLC34076-170 register map. Write transfers are asynchronous. The data written to the register map is latched on the rising edge of $\overline{WR}$ (see Figure 3–1).
8/ $\overline{6}$	64	I (TTL compatible)	The DAC resolution selection terminal selects the data bus width (eight or six bits) for the DACs and is provided to maintain compatibility with the INMOS IMSG176/8 color palette. When this terminal is at a high logic level, 8-bit bus transfers are used, with D<7> being the MSB and D<0> the LSB. For 6-bit bus operation, while the color palette still has the 8-bit information, D<5> shifts to the bit 7 position, D<0> shifts to the bit 2 position, and the two LSBs are filled with zeros at the output MUX to the DAC. When read in the 6-bit mode, the palette-holding register zeroes out the two MSBs.

† Although leaving unused terminals floating does not adversely affect device operation, tying unused terminals to GND lowers power consumption and thus is recommended.

## 2 Detailed Description

### 2.1 MPU Interface

The processor interface is controlled by the read and write strobes ( $\overline{RD}$ ,  $\overline{WR}$ ), four register select terminals (RS<0:3>), and the  $8/\overline{6}$  select terminal. The  $8/\overline{6}$  select terminal is used to select between 8- and 6-bit operation and is provided in order to maintain compatibility with the IM5G176/8 color palette. This operation is carried out in order to utilize the maximum range of the DACs.

The internal register map is shown in Table 2–1. The MPU interface operates asynchronously with data transfers being synchronized by internal logic. All register locations support read and write operations.

**Table 2–1. Internal Register Map**

RS3	RS2	RS1	RS0	REGISTER ADDRESSED BY MPU
L	L	L	L	Palette address register – write mode
L	L	L	H	Color palette holding register
L	L	H	L	Pixel read mask
L	L	H	H	Palette address register – read mode
L	H	L	L	Reserved
L	H	L	H	Reserved
L	H	H	L	Reserved
L	H	H	H	Reserved
H	L	L	L	General control register
H	L	L	H	Input clock selection register
H	L	H	L	Output clock selection register
H	L	H	H	Multiplexer control register
H	H	L	L	Palette page register
H	H	L	H	Reserved
H	H	H	L	Test register
H	H	H	H	Reset state

### 2.2 Color Palette RAM

The color palette RAM is addressed by two internal 8-bit registers, one for reading from the RAM and one for writing to the RAM. These registers are automatically incremented following a RAM transfer, allowing the entire palette to be read or written with only one access of the address register. When the address register increments beyond the last location in the RAM, it is reset to the first location (address 0). Although all read and write accesses to the RAM are asynchronous to SCLK, VCLK, and the dot clock, they are performed within one dot clock and so do not cause any noticeable disturbance on the display.

The color palette RAM is 24 bits wide for each location (8 bits each for red, green, and blue). If the 6-bit mode is chosen ( $8/\overline{6}$  = low), the two MSBs are still written to the color palette RAM. However, if they are read back in the 6-bit mode, the two MSBs are set to 0 to maintain compatibility with the IM5G176/8 and BT476/8 color palettes. The output multiplexer shifts the six LSBs to the six MSB positions, fills the two LSBs with zeros, then feeds the eight bits to the DAC. With the  $8/\overline{6}$  terminal held low, data on the lowest six bits of the data bus are internally shifted up by two bits to occupy the upper six bits at the output multiplexer, and the bottom two bits are then zeroed. The test register and the ones accumulation register both take data before the output multiplexer to give the user the maximum flexibility.

The color palette RAM access methodology is described in the following two sections and is fully compatible with the IM5G176/8 and BT476/8 color palettes.

### 2.2.1 Writing to the Color Palette RAM

To load the color palette RAM, the MPU must first write to the address register (write mode) with the address where the modification is to start. This action is followed by three successive writes to the palette-holding register with eight bits each of red, green, and blue data. After the blue data write cycle, the three bytes of color are concatenated into a 24-bit word and written to the color palette RAM location specified by the address register. The address register then increments to point to the next color palette RAM location, which the MPU may modify by writing another sequence of red, green, and blue data bytes. A block of color values in consecutive locations may be written by writing the start address and performing continuous red, green, and blue write cycles until the entire block has been written.

### 2.2.2 Reading From the Color Palette RAM

Reading from the color palette RAM is performed by writing the location to be read to the address register. This action initiates a transfer from the color palette RAM into the holding register followed by an increment of the address register. Three successive MPU reads from the holding register produce red, green, and blue color data (six or eight bits, depending on the 8/6 mode) for the specified location. Following the blue read cycle, the contents of the color palette RAM at the address specified by the address register are copied into the holding register, and the address register is again incremented. As with writing to the color palette RAM, a block of color values in consecutive locations may be read by writing the start address and performing continuous red, green, and blue read cycles until the entire block has been read.

### 2.2.3 Palette Page Register

The 8-bit palette page register provides high-speed color changing by removing the need for color palette RAM reloading. When using one, two, or four bit planes, the additional planes are provided by the palette page register, e.g., when using four bit planes, the pixel inputs specify the lower four bits of the color palette RAM address with the upper four bits being specified by the palette register. This provides the capability of selecting from 16 palette pages with only one chip access, thus allowing all the screen colors to be changed at the line frequency. A bit-to-bit correspondence is used; therefore, in the above configuration, palette page register bits 7 through 4 map onto color palette RAM address bits 7 through 4, respectively. This is listed in Table 2–2.

Since there is only one bit of overlay data in the 5-5-5 true color modes, the page register is used to fill the seven remaining MSBs (same as one bit plane in Table 2–2). All eight bits need to be zero in order to enable the true color mode. The additional bits from the palette page register are inserted before the read mask and are subject to masking.

**Table 2–2. Allocation of Palette Page Register Bits**

NUMBER OF BIT PLANES	COLOR PALETTE RAM ADDRESS BITS							
	MSB							LSB
8	M	M	M	M	M	M	M	M
4	P7	P6	P5	P4	M	M	M	M
2	P7	P6	P5	P4	P3	P2	M	M
1	P7	P6	P5	P4	P3	P2	P1	M

P<sub>n</sub> = nth bit from palette page register  
M = bit from pixel port

## 2.3 Input/Output Clock Selection and Generation

The TLC34076-170 provides a maximum of five clock inputs. Three are dedicated to TTL inputs; the other two can be selected as either one ECL input or two extra TTL inputs. The TTL and ECL inputs can be used for video rates up to 135 MHz. The dual-mode clock input (ECL/TTL) is primarily an ECL input but can be used as a TTL-compatible input if the input clock selection register is so programmed. The clock source used at power up is CLK0; an alternative source can be selected by software during normal operation. This

chosen clock input is used unmodified as the dot clock (DOTCLK), which represents the pixel rate to the monitor. The device does, however, allow for user programming of the SCLK and VCLK outputs (shift and video clocks) via the output clock selection register. The input/output clock selection register formats and divide ratio selections are shown in Tables 2–3, 2–4, and 2–5.

The ECL input can be used as a differential or single-ended input. If the CLK3 input is used as a single-ended ECL input, the CLK3 input must be externally terminated to set the input common-mode signal level. This can be done with a simple resistor divider, as is the case with fully differential ECL.

SCLK is designed to drive the VRAMs directly, and VCLK is designed to work with video control signals such as BLANK, HSYNC, and VSYNC. While SCLK and VCLK are designed as general-purpose shift clock and video clock outputs, respectively, they also interface directly with the TMS340x0 GSP family. Even though SCLK and VCLK can be selected independently, there is still a relationship between the two as discussed below. Many system considerations have been carefully covered in the design, leaving maximum freedom to the user.

Internally, both SCLK and VCLK are generated from a common clock counter that increments on the rising edge of the DOTCLK. Therefore, when VCLK is enabled, it is in phase with SCLK (see Figure 2–1). The internal clock counter is initialized to zero any time the output clock selection register (bits five, four, two, one) are all set to ones. This provides a simple mechanism to synchronize multiple video interface palettes, by providing a known phase relationship for the various system clocks. A write directly to the output clock selection register can cause this to occur, or any of the various resets (POR, hardware, software – see section 1.5) can also cause the appropriate bits to be written and the counters to reset. Some means of disabling the dot-clock input to the part while this reset is occurring must be provided if multiple parts are to be synchronized. Appendix A discusses the SCLK/VCLK relationship specific to the TMS340x0 graphics signal processor (GSP).




Figure 2–1. DOTCLK/VCLK/SCLK Relationship

Table 2–3. Input Clock Selection Register Format

BITS†				FUNCTION‡									
3	2	1	0										
0	0	0	0	S	e	l	e	§	c	l	k	0	a
0	0	0	1	S	e	l	e	c	l	k	1	a	
0	0	1	0	S	e	l	e	c	l	k	2	a	
0	0	1	1	S	e	l	e	c	l	k	3	a	
0	1	0	0	S	e	l	a	e	s	c	l	o	c
1	0	0	0	S	e	l	e	a	l	k	3	c	a

† Register address to be written to bits 4, 3, 2, 1, 0.  
 ‡ Width of the clock signal.  
 § CLK0 is the dot clock.

**Table 2–4. Output Clock Selection Register Format**

BITS†						FUNCTION‡						
5	4	3	2	1	0							
0	0	0	X	X	X	V	C	L	K	f	r	e
0	0	1	X	X	X	V	C	L	K	f	r	e
0	1	0	X	X	X	V	C	L	K	f	r	e
0	1	1	X	X	X	V	C	L	K	f	r	e
1	0	0	X	X	X	V	C	L	K	f	r	e
1	0	1	X	X	X	V	C	L	K	f	r	e
1	1	X	X	X	X	V	C	L	K	o	u	t§
X	X	X	0	0	0	S	C	L	K	f	r	e
X	X	X	0	0	1	S	C	L	K	f	r	e
X	X	X	0	1	0	S	C	L	K	f	r	e
X	X	X	0	1	1	S	C	L	K	f	r	e
X	X	X	1	0	0	S	C	L	K	f	r	e
X	X	X	1	0	1	S	C	L	K	f	r	e
X	X	X	1	1	X	S	C	L	K	o	u	§

† Register address bits 6  
 ‡ Write clock select  
 § The selection of output clock

**Table 2–5. Output Clock Selection Register Format**

SCLK VCLK	BITS 2...0¶		0	00	000	110	011	101	00	
	divide DOTCLK by		1	2	4	8	1	63	2	
BITS 5...3¶	divide DOTCLK by									5
0 0	0	1	0	00	10	20	30	40	D	
0 0	1	2	0	80	90	A0	B0	C0		
0 1	0	4	1	011	12	13	14	15		
011	8		18	19	1A	1B	1C	1D		
100	16		20	21	22	23	24	25		
101	32		28	29	2A	2B	2C	2D		

¶ Output clock selection register bits

**2.3.1 SCLK**

Data is latched inside the device on the rising edge of LOAD, which is the same as SCLK but not disabled during the period when BLANK is active. Therefore, SCLK must be set as a function of the pixel bus width and the number of bit planes. SCLK can be selected as divisions of 1, 2, 4, 8, 16, or 32 of the dot clock. If SCLK is not used, the output is switched off and held low to protect against VRAM lock-up due to invalid SCLK frequencies. SCLK is also held low during the period when BLANK is active. The SCLK control timing has been designed to interface directly with the external system VRAM. The shift register in the system VRAM should be updated during the period when BLANK is active. This allows the first SCLK after the period when BLANK is active to clock the VRAM and enable the first group of pixel data to appear on the pixel bus, as well as at the TLC34076-170 pixel input port. The second SCLK after the period when BLANK is active latches the first group of pixel port data into the TLC34076-170 (see Figure 2–2).

The trailing edge of VCLK is used internally by the TLC34076-170 to sample and latch the  $\overline{\text{BLANK}}$  input. When  $\overline{\text{BLANK}}$  becomes active, SCLK is disabled as soon as possible. For example, if SCLK is high when the sampled  $\overline{\text{BLANK}}$  goes low, SCLK completes the clock cycle and returns to the low state. SCLK is then held low until the sampled  $\overline{\text{BLANK}}$  signal goes high. SCLK then is enabled to clock the VRAM again. The TLC34076-170 video blanking circuitry is designed with sufficient pipeline delay to allow the internal sampled  $\overline{\text{BLANK}}$  signal to align with the pipelined RGB data to the video DACs. The logic described above works in situations where the SCLK period is shorter than, equal to, or longer than the VCLK period.


When the VRAM split shift-register operation is performed (see Figure 2-3), the SCLK timing is adjusted to work with the SFLAG input. The split shift-register operation inserts an SCLK during the  $\overline{\text{BLANK}}$  period. This causes the first group of pixel data to appear at the pixel port during the  $\overline{\text{BLANK}}$ -active period. The first SCLK after  $\overline{\text{BLANK}}$  then latches this data into the TLC34076-170. Figure 2-3 shows the case when the split shift-register transfer (SSRT) function is enabled. When a rising edge occurs on the SFLAG input, one SCLK with a minimum 15-ns pulse duration is generated after the specified delay. This is designed to meet VRAM timing requirements. The SSRT-generated SCLK replaces the first SCLK in the regular split shift-register transfer as previously described. Refer to Section 2.9 for a detailed explanation of the SSRT function.

The default divide ratio for SCLK is 1:1 as used in mode 0 (see Table 2-6). Depending on the frequency relationship between SCLK and VCLK, their phase relationship can be critical. Refer to Appendix C for a more detailed explanation.

### 2.3.2 VCLK


The VCLK frequency can be selected to be 1/1, 1/2, 1/4, 1/8, 1/16, or 1/32 of the dot clock frequency, or it can be held at a high logic level. The default condition is for VCLK to be held at a high logic level. VCLK is not used in VGA pass-through mode.

VCLK is used by a GSP or custom-designed control logic to generate control signals ( $\overline{\text{BLANK}}$ ,  $\overline{\text{HSYNC}}$ , and  $\overline{\text{VSYNC}}$ ). As can be seen from Figures 2-2, 2-3, 2-4, and 2-5, the control signals sampled by VCLK are enabled.




NOTE: Either the SSRT function is disabled (general control register bit 2 = 0), or the SFLAG/NFLAG input is held low if the SSRT function is enabled (general control register bit 2 = 1).

**Figure 2-2. SCLK/VCLK Control Timing (SSRT Disabled, SCLK Frequency = VCLK Frequency)**




NOTE: The SSRT function is enabled (general control register bit 2 = 1).

**Figure 2-3. SCLK/VCLK Control Timing (SSRT Enabled, SCLK Frequency = VCLK Frequency)**



**Figure 2-4. SCLK/VCLK Control Timing (SSRT Disabled, SCLK Frequency = 4 × VCLK Frequency)**

NOTE: Either the SSRT function is disabled (general control register bit 2 = 0), or the SFLAG/NFLAG input is held low if the SSRT function is enabled (general control register bit 2 = 1).



**Figure 2–5. SCLK/VCLK Control Timing (SSRT Enabled, SCLK Frequency = 4 × VCLK Frequency)**

## 2.4 Multiplexing Scheme

The TLC34076-170 offers a highly versatile multiplexing scheme as illustrated in Table 2–6. The on-chip multiplexing allows the system to be reconfigured to the amount of RAM available. For example, if only 256K bytes of memory are available, an 800-by-600 mode with 4 bit planes (4 bits per pixel) could be implemented using an 8-bit-wide pixel bus. If, at a later date, another 256K bytes are added to another 8 bits of the pixel bus, the user has the option of using 8 bit planes at the same resolution or 4 bit planes at a 1024-by-768 resolution. When an additional 512K bytes are added to the remaining 16 bits of the pixel bus, the user has the option of 8 bit planes at a 1024-by-768 resolution or four bit planes at a 1280-by-1024 resolution. All of the above can be achieved without any hardware modification and without any increase in the speed of the pixel bus.

### 2.4.1 VGA Pass-Through Mode

Mode 0, the VGA pass-through mode, is used to emulate the VGA modes of most personal computers. The advantage of this mode is that the TLC34076-170 can take data presented on the feature connectors of most VGA-compatible PC systems into the device on a separate bus, thus requiring no external multiplexing. This feature is particularly useful for systems in which the existing graphics circuitry is on the motherboard. In this instance, it enables implementation of a drop-in graphics card that maintains compatibility with all existing software by using the on-board VGA circuitry but routing the emerging bit plane data through the TLC34076-170. This is the default mode at power up. When the VGA pass-through mode is selected after the device is powered up, the clock selection register, the general control register, and the pixel read mask register are set to their default states automatically.

Since this mode is designed with the feature connector philosophy, all timing is referenced to CLK0, which is used by default for VGA pass-through mode. For all other normal modes, CLK <0:3> are the oscillator sources for DOTCLK, VCLK, and SCLK; all data and control timing is referenced to SCLK.



## 2.4.2 Multiplexing Modes

In addition to the VGA pass-through mode, there are four multiplexing modes available, all of which are referred to as normal modes. In each normal mode, a pixel bus width of 8, 16, or 32 bits may be used. Modes 1, 2, and 3 also support a pixel bus width of 4 bits. Data should always be presented on the least significant bits of the pixel bus. For example, when a 16-bit-wide pixel bus is used and there are 8 bits per pixel, each 8-bit pixel should be presented on P<0:7>. All unused pixel bus terminals should be connected to GND.

Mode 1 uses a single bit plane to address the color palette. The pixel port bit is fed into bit 0 of the palette address, with the seven high-order address bits being defined by the palette page register (see Section 2.2.3). This mode has uses in high-resolution monochrome applications such as desktop publishing. This mode allows the maximum amount of multiplexing (a 32:1 ratio), thus giving a pixel bus rate of only 4 MHz at a screen resolution of 1280 by 1024. Although only a single bit plane is used, alteration of the palette page register at the line frequency allows 256 different colors to be displayed simultaneously with 2 colors per line.

Mode 2 uses two bit planes to address the color palette. The two bits are fed into the low-order address bits of the palette with the six high-order address bits being defined by the palette page register (see Section 2.2.3). This mode allows a maximum divide ratio of 16:1 on the pixel bus and is a 4-color alternative to mode 1.

Mode 3 uses four bit planes to address the color palette. The four bits are fed into the low-order address bits of the palette with the four high-order address bits being defined by the palette page register (see Section 2.2.3). This mode provides 16 pages of 16 colors and can be used at SCLK divide ratios of 1 to 8.

Mode 4 uses eight bit planes to address the color palette. Since all eight bits of the palette address are specified from the pixel port, the page register is not used. This mode allows dot-clock-to-SCLK ratios of 1:1 (8-bit bus), 2:1 (16-bit bus) or 4:1 (32-bit bus). Therefore, in a 32-bit configuration, a 1024-by-768 pixel screen can be implemented with an external data rate of only 16 MHz.

All normal multiplexing modes can support little-endian (default) and big-endian data formats at the pixel bus inputs (see Section 2.6).

## 2.4.3 Special Nibble Mode

Mode 5 is special nibble mode, which is enabled when the general control register SNM bit (bit 3) is set to 1 and the general control register SSRT bit (bit 2) is set to 0 (see Section 2.11). When special nibble mode is enabled, it takes precedence over the other modes, and the multiplex control register setup is ignored. The SFLAG/NFLAG input is then used as a nibble flag to indicate which nibble of each byte holds the pixel data. Special nibble mode is a variation of the 4-bit pixel mode with a 16-bit pixel width. All 32 inputs (P0 through P31) are connected as 4 bytes, but the 16-bit data bus is composed of either the lower or upper nibble of each of the 4 bytes. For more detailed information, refer to Section 2.9.2. Since this mode uses four bit planes for each pixel, they are fed into the low-order address bits of the palette, with the four high-order address bits being defined by the palette page register (see Section 2.2.3).

## 2.4.4 True Color Modes

Mode 6a through 6f are the true color modes in which 15, 16, or 24 bits of data are transferred from the pixel port directly to the DACs, but with the same amount of pipeline delay as the overlay data and the control signals (BLANK, HSYNC, and VSYNC). Depending on which true color mode is selected, overlay is provided by utilizing the remaining bits of the pixel bus to address the palette RAM (refer to Tables 2-6 and 2-7). This results in a 24-bit RAM output that is then used as overlay information to the DACs. When all of the overlay inputs are at logic 0, no overlay information is displayed. When a nonzero value is input, the color palette RAM is addressed and the resulting data is then fed through to the DACs, receiving priority over the true color data.

Mode 6a is the TARGA-compatible (5-5-5) true color mode. In this 16-bit mode, there are 5 bits of red, 5 bits of green, 5 bits of blue, and an additional overlay bit. Refer to Table 2-8 for the exact bit definitions.

Mode 6b is the XGA-compatible (5-6-5) true color mode. This 16-bit mode has 5 bits of red, 6 bits of green, and 5 bits of blue data. The overlay function is not enabled in this mode. Refer to Table 2–8 for the exact bit definitions.

Mode 6c is a multiplexed version of mode 6a that allows two 16-bit TARGA-compatible words to be latched into the TLC34076-170 pixel port with one SCLK. In this mode, the 16-bit word latched on pixel port inputs P0-P15 is executed first, while the word latched on P16-P31 is executed last. The user should program the SCLK divide ratio in the output-clock selection register to two. Refer to Table 2–8 for the exact bit definitions.

Mode 6d is a multiplexed version of mode 6b that allows two 16-bit XGA-compatible words to be latched into the TLC34076-170 pixel port with one SCLK. In this mode, the 16-bit word latched on pixel port inputs P0-P15 is executed first, while the word latched on P16-P31 is executed last. The user should program the SCLK divide ratio in the output-clock selection register to two. Refer to Table 2–8 for the exact bit definitions.

Mode 6e is a 24-bit true color mode that features 8 bits of data for each color, as well as 8 bits of overlay information. The order in which the color and overlay fields appear in the 32-bit word are the reverse of mode 6f. Refer to Table 2–8 for the exact bit definitions.

Mode 6f is the 24-bit true color mode used on the TLC34076-170. It also features eight bits of data for each color, as well as eight bits of overlay information. Refer to Table 2–8 for the exact bit definitions.

Since only 5 bits (6 bits for green in Modes 6b and 6d) are provided for each color in the 16-bit true color modes (6a–6d), the color data is internally shifted by the TLC34076-170 to the 5 MSB positions (6 MSB positions for green in Modes 6b and 6d) before being presented to the three color DACs. The remaining lower 3 bits (lower 2 bits for green in Modes 6b and 6d) are then set to logic 0.

When in true color modes 6a or 6c, the internal palette page register fills the remaining seven MSBs of overlay data (see Section 2.2.3). This occurs because, in these modes, there is only one bit of overlay information presented in the true color word. In order to enable the true color data to the DACs, all eight overlay bits must be at logic zero. This can be accomplished by either writing zeros to the internal palette page register and the overlay bit, or by writing zeros to the internal read mask (see Section 2.4.6).

When in true color modes 6e or 6f, the data input only works in the 8-bit mode. In other words, if only six bits are to be used, the two LSB inputs for each color must be tied to GND. However, the palette, which is used by the overlay input, is still governed by the  $8/6$ -input terminal, and the output multiplexer selects eight bits of data or six bits of data accordingly. The  $8/6$ -input terminal is also valid in the other 16-bit modes.

Both little- (default) and big-endian data formats are supported by the true color modes (see Section 2.6 and Table 2–8 for more information).

#### **2.4.5 Multiplex Control Register**

The multiplexer is controlled by the 8-bit multiplex control register. The bit fields of the register are in Table 2–6 and Table 2–7.

As an example of how to use Table 2–6, suppose that the design goals specify a system with eight data bits per pixel and the lowest possible SCLK rate. Table 2–6 shows that for non-VGA-pass-through operation, only mode 4 supports an 8-bit pixel depth. The lowest-possible SCLK rate within mode 4 is 1:4. This set of conditions is selected by writing the value 1Eh to the multiplex control register. The pixel latching sequence column shows that in this mode, P<7:0> should be connected to the earliest-displayed pixel plane followed by P<15:8>, P<23:16> and then P<31:24> as the last displayed pixel plane. Assuming that VCLK is programmed as DOTCLK/4, Table 2–5 shows that the 1:4 SCLK ratio is selected by writing the value 12h to the output clock selection register. The special nibble mode should also be disabled (see Section 2.9.2).

When the multiplex control register is loaded with 2Dh, the TLC34076-170 enters the VGA pass-through mode (the same condition as the default power-up mode). Refer to Section 2.5.4 for more details.

**Table 2-6. Mode and Bus Width Selection**

MODE	MUX CONTROL REGISTER BITS†						DATA BITS PER PIXEL‡	PIXEL BUS WIDTH	SCLK DIVIDE RATIO§	PIXEL LATCHING SEQUENCE¶
	5	4	3	2	1	0				
0#	1	0	1	1	0	1	8	8	1	1) VGA<7:0>
1	0	1	0	0	0	0	1	4	4	1) P<0> 2) P<1> 3) P<2> 4) P<3>
	0	1	0	0	0	1	1	8	8	1) P<0> 2) P<1> ⋮ 8) P<7>
	0	1	0	0	1	0	1	16	16	1) P<0> 2) P<1> ⋮ 16) P<15>
	0	1	0	0	1	1	1	32	32	1) P<0> 2) P<1> ⋮ 32) P<31>
2	0	1	0	1	0	0	2	4	2	1) P<1:0> 2) P<3:2>
	0	1	0	1	0	1	2	8	4	1) P<1:0> 2) P<3:2> 3) P<5:4> 4) P<7:6>
	0	1	0	1	1	0	2	16	8	1) P<1:0> 2) P<3:2> ⋮ 8) P<15:14>
	0	1	0	1	1	1	2	32	16	1) P<1:0> 2) P<3:2> ⋮ 16) P<31:30>
3	0	1	1	0	0	0	4	4	1	1) P<3:0>
	0	1	1	0	0	1	4	8	2	1) P<3:0> 2) P<7:4>
	0	1	1	0	1	0	4	16	4	1) P<3:0> 2) P<7:4> 3) P<11:8> 4) P<15:12>
	0	1	1	0	1	1	4	32	8	1) P<3:0> 2) P<7:4> ⋮ 8) P<31:28>

**Table 2-6. Mode and Bus Width Selection (Continued)**

MODE	MUX CONTROL REGISTER BITS†						DATA BITS PER PIXEL‡	PIXEL BUS WIDTH	SCLK DIVIDE RATIO§	PIXEL LATCHING SEQUENCE¶
	5	4	3	2	1	0				
4	0	1	1	1	0	0	8	8	1	1) P<7:0>
	0	1	1	1	0	1	8	16	2	1) P<7:0> 2) P<15:8>
	0	1	1	1	1	0	8	32	4	1) P<7:0> 2) P<15:8> 3) P<23:16> 4) P<31:24>
5*	0	1	1	1	1	1	4	16	4	<u>NFLAG = 0:</u> 1) P<3:0> 2) P<11:8> 3) P<19:16> 4) P<27:24>  <u>NFLAG = 1:</u> 1) P<7:4> 2) P<15:12> 3) P<23:20> 4) P<31:28>

† Bits 6 and 7 are *don't care* bits.

‡ This is the number of bits of pixel port (or VGA port in mode 1) information used as color data for each displayed pixel, often referred to as the number of bit planes. This may be color palette address data (modes 0–5) or DAC data (modes 6a–6f).

§ The SCLK divide ratio is the number used for the output clock selection register. It indicates the number of pixels per bus load, or the number of pixels associated with each SCLK pulse. For example, with a 32-bit pixel bus width and 8 bit planes, 4 pixels comprise each bus load. The SCLK divide ratio is not automatically set by mode selection, but must be written to the output clock selection register.

¶ For each operating mode, the pixel latching sequence indicates the sequence in which pixel port or VGA port data are latched into the device. The latching sequence is initiated by a rising edge on SCLK. For modes in which multiple groups of data are latched, the SCLK rising edge latches all the groups, and the pixel clock shifts them out starting with the low-numbered group. For example, in mode 3 with a 16-bit pixel bus width, the rising edge of SCLK latches all the data groups, and the pixel clock shifts them out in the order P<3:0>, P<7:4>, P<11:8>, P<15:12>.

# Mode 0 is VGA pass-through mode.

☆ Mode 5 is the special nibble mode, the only mode in which the pixel bus width is not equal to the actual physical width, in bits, of the pixel bus. In this mode, the pixel bus is physically 32 bits wide; depending on the value of SFLAG/NFLAG, either the upper or lower nibble of each of the 4 physical bytes is selected to comprise the 16 bits of pixel data (equal to 4 4-bit pixels).

**Table 2-7. True Color Modes†**

MODE	MUX CONTROL REGISTER BITS‡						DATA BITS PER PIXEL§	PIXEL BUS WIDTH	SCLK DIVIDE RATIO¶	OVERLAY BITS PER PIXEL (4)	PIXEL LATCHING SEQUENCE#
	5	4	3	2	1	0					
6a	0	0	1	0	0	0	15	16	1	1	1) P<15:0>
6b	0	0	1	0	0	1	16	16	1	N/A	1) P<15:0>
6c	0	0	1	0	1	0	15	32	2	1	1) P<15:0> 2) P<31:16>
6d	0	0	1	0	1	1	16	32	2	N/A	1) P<15:0> 2) P<31:16>
6e	0	0	1	1	1	0	24	32	1	8	1) P<31:0>
6f	0	0	1	1	0	1	24	32	1	8	1) P<31:0>

† In true color modes, 24 bits of color information are transferred directly from the pixel port to the DACs; overlay is implemented with the remaining eight bits of the pixel bus. The distribution of pixel port data to the DACs is as follows: P<31:24> are passed to the blue DAC, P<23:16> are passed to the green DAC, and P<15:8> are passed to the red DAC. P<7:0> are used to generate overlay data; this operation can be disabled by either grounding P<7:0> or by clearing the read mask (see Section 2.4.6).

‡ Bits 6 and 7 are *don't care* bits.

§ This is the number of bits of pixel port (or VGA port in mode 1) information used as color data for each displayed pixel, often referred to as the number of bit planes. This may be color palette address data (modes 0–5) or DAC data (mode 6).

¶ The SCLK divide ratio is the number used for the output clock selection register. It indicates the number of pixels per bus load, or the number of pixels associated with each SCLK pulse. For example, with a 32-bit pixel bus width and 8 bit planes, 4 pixels comprise each bus load. The SCLK divide ratio is not automatically set by mode selection, but must be written to the output clock selection register.

# For each operating mode, the pixel latching sequence indicates the sequence in which pixel port or VGA port data are latched into the device. The latching sequence is initiated by a rising edge on SCLK. For modes in which multiple groups of data are latched, the SCLK rising edge latches all the groups, and the pixel clock shifts them out starting with the low-numbered group. For example, in mode 6d with a 32-bit pixel bus width, the rising edge of SCLK latches all the data groups, and the pixel clock shifts them out in the order P<15:0>, P<31:16>.

**Table 2-8. True Color Bit Definitions**

**Little Endian**

Pixel Bus	P31	P30	P29	P28	P27	P26	P25	P24	P23	P22	P21	P20	P19	P18	P17	P16
Data Bus	D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16
a																
b																
c	O	R4	R3	R2	R1	R0	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0
d	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0
e	O7	O6	O5	O4	O3	O2	O1	O0	R7	R6	R5	R4	R3	R2	R1	R0
f	B7	B6	B5	B4	B3	B2	B1	B0	G7	G6	G5	G4	G3	G2	G1	G0

Pixel Bus	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
Data Bus	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
a	O	R4	R3	R2	R1	R0	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0
b	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0
c	O	R4	R3	R2	R1	R0	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0
d	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0
e	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
f	R7	R6	R5	R4	R3	R2	R1	R0	O7	O6	O5	O4	O3	O2	O1	O0

**Big Endian**

Pixel Bus	P31	P30	P29	P28	P27	P26	P25	P24	P23	P22	P21	P20	P19	P18	P17	P16
Data Bus	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
a																
b																
c	B0	B1	B2	B3	B4	G0	G1	G2	G3	G4	R0	R1	R2	R3	R4	O
d	B0	B1	B2	B3	B4	G0	G1	G2	G3	G4	G5	R0	R1	R2	R3	R4
e	B0	B1	B2	B3	B4	B5	B6	B7	G0	G1	G2	G3	G4	G5	G6	G7
f	O0	O1	O2	O3	O4	O5	O6	O7	R0	R1	R2	R3	R4	R5	R6	R7

Pixel Bus	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
Data Bus	D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31
a	B0	B1	B2	B3	B4	G0	G1	G2	G3	G4	R0	R1	R2	R3	R4	O
b	B0	B1	B2	B3	B4	G0	G1	G2	G3	G4	G5	R0	R1	R2	R3	R4
c	B0	B1	B2	B3	B4	G0	G1	G2	G3	G4	R0	R1	R2	R3	R4	O
d	B0	B1	B2	B3	B4	G0	G1	G2	G3	G4	G5	R0	R1	R2	R3	R4
e	R0	R1	R2	R3	R4	R5	R6	R7	O0	O1	O2	O3	O4	O5	O6	O7
f	G0	G1	G2	G3	G4	G5	G6	G7	B0	B1	B2	B3	B4	B5	B6	B7

## 2.4.6 Read Masking

The read mask register is used to enable or disable a pixel address bit from addressing the color palette RAM. Each palette address bit is logically ANDed with the corresponding bit from the read mask register before addressing the palette. This function is performed after the addition of the page register bits, and therefore, a zeroing of the read mask results in one unique palette location (location 0) and is not affected by the palette page register contents.

Note also that the read mask can be used to zero the overlay data in the true color modes. This is a convenient way to disable overlay (enable true color data to the DACs) for a whole screen.

## 2.5 Reset

There are three ways to reset the TLC34076-170:

1. Power-on reset
2. Hardware reset
3. Software reset

### 2.5.1 Power-On Reset

A power-on reset (POR) circuit is built into the TLC34076-170. This POR works at power on only. Even though this circuitry is provided, it is still recommended for the user to design a hardware reset circuit to ensure the reset condition after power up as described in Section 2.5.2.

Once the voltage has stabilized, the default condition for all registers is VGA mode. When the TLC34076-170 is reset, the SCLK and VCLK counters are reset. See Sections 2.3 and 2.5.4.

### 2.5.2 Hardware Reset

The TLC34076-170 resets whenever  $RS<3:0> = HHHH$  and a rising edge occurs on the  $\overline{WR}$  input. The more rising  $\overline{WR}$  edges occur, the more reliable the TLC34076-170 is reset. This scheme (bursting  $\overline{WR}$  strobes until the power supply voltage stabilizes) is suggested at power up if a hardware reset approach is used.

The default reset condition is the VGA mode, and the values for each register are shown in Section 2.5.4. When the TLC34076-170 is reset, the SCLK and VCLK counters are reset. See Section 2.3.

### 2.5.3 Software Reset

Whenever the multiplex control register is set for the VGA pass-through mode after power up, all registers are initialized accordingly. Since VGA pass-through mode is the default condition at power up and hardware reset, the act of selecting the VGA pass-through mode through programming the multiplex control register is viewed as a software reset. Therefore, whenever multiplex control register bits  $<5:0>$  are set to 2Dh, the TLC34076-170 initiates a software reset. This also resets the SCLK and VCLK counters (see Section 2.3). This is referred to as a software reset, since it is typically initiated by software, unlike POR or hardware resets.

### 2.5.4 VGA Pass-Through Mode Default Conditions

The value contained in each register after hardware or software reset is shown below:

Multiplex control register:	2Dh
Input clock selection register:	00h
Output clock selection register:	3Fh
Palette page register:	00h
General control register:	03h
Pixel read mask register:	FFh
Palette address register:	xxh
Palette holding register:	xxh
Test register:	(pointing to color palette red value)

## 2.6 Frame Buffer Interface

The TLC34076-170 provides two clock signals for controlling the frame buffer interface: SCLK and VCLK. SCLK can be used to clock out data directly from the VRAM shift registers. Split shift-register transfer functionality is also supported. VCLK is used to clock and synchronize control inputs such as HSYNC, VSYNC, and BLANK.

The pixel data presented at the inputs is latched at the rising edge of SCLK in normal mode or the rising edge of CLK0 in VGA pass-through mode. Control inputs HSYNC, VSYNC, and BLANK are sampled and latched at the falling edge of VCLK in normal mode, while HSYNC, VSYNC, and VGABLANK are latched at the rising edge of CLK0 in the VGA pass-through mode. Both data and control signals are lined up at the DAC outputs to the monitor through the internal pipeline delay, so external glue logic is not required. The outputs of the DACs are capable of directly driving a 37.5- $\Omega$  load, as in the case of a doubly terminated 75- $\Omega$  cable. See Figures 2-7 and 2-8 for nominal output levels.

The frame buffer interface (pixel bus) supports both little- and big-endian data formats for all normal multiplexing and true color modes of operation. The data format mode select is controlled by general control register (GCR) bit 6 (see Section 2.11). When GCR bit 6 is set to 0 (default), then the format is set to the little endian mode. When GCR bit 6 is set to 1, then the format is set to big endian mode.

In a big-endian mode design, the external VRAM data bus bits must be connected in reverse order to the TLC34076-170 pixel bus, i.e., D31 connected to P0, D0 connected to P31, etc. This ensures that the least significant channel always provides the first pixel to be displayed in the normal multiplexing modes.

## 2.7 Analog Output Specifications

The DAC outputs are controlled by current sources (three for IOG and two each for IOR and IOB) as shown in Figure 2-6. In the normal case, there is a 7.5-IRE difference between blank and black levels, which is shown in Figure 2-7. If a 0-IRE pedestal is desired, it can be selected by resetting bit 4 of the general control register (see Section 2.11.3). The video output for a 0-IRE pedestal is shown in Figure 2-8.




Figure 2-6. Equivalent Circuit of the IOG Current Output






Figure 2-7. 7.5-IRE, 8-Bit Composite Video Output




Figure 2-8. 0-IRE, 8-Bit Composite Video Output

NOTE: 75-Ω doubly terminated load.  $V_{ref} = 1.235\text{ V}$ ,  $R_{SET} = 523\ \Omega$ . RS-343A levels and tolerances are assumed.

A resistor is needed to connect FS ADJUST to GND to control the magnitude of the full-scale video signal. The IRE relationships in Figures 2-7 and 2-8 are maintained regardless of the full-scale output current.

The relationship between  $R_{SET}$  and the full-scale output current IOG is:

$$R_{SET} (\Omega) = K1 \times V_{REF} (V) / IOG (mA)$$

The full-scale output current on IOR and IOB for a given  $R_{SET}$  is:

$$IOR, IOB (mA) = K2 \times V_{REF} (V) / R_{SET} (\Omega)$$

where K1 and K2 are defined as:

PEDESTAL	IOG		IOR, IOB	
	8-BIT OUTPUT	6-BIT OUTPUT	8-BIT OUTPUT	6-BIT OUTPUT
7.5-IRE	K1 = 11,294	K1 = 11,206	K2 = 8,067	K2 = 7,979
0-IRE	K1 = 10,684	K1 = 10,600	K2 = 7,462	K2 = 7,374

## 2.8 $\overline{HSYNC}$ , $\overline{VSYNC}$ , and $\overline{BLANK}$

For the normal modes,  $\overline{HSYNC}$  and  $\overline{VSYNC}$  are active (low) pulses and they are passed through true/complement gates to the HSYNCOOUT and VSYNCOOUT outputs. The output polarities of HSYNCOOUT and VSYNCOOUT can be programmed through the general control register. However, for the VGA pass-through mode, the polarities needed for monitors are already provided at the feature connector from which  $\overline{HSYNC}$  and  $\overline{VSYNC}$  are sourced so the TLC34076-170 passes  $\overline{HSYNC}$  and  $\overline{VSYNC}$  through to HSYNCOOUT and VSYNCOOUT without polarity change. As described in Section 2.3 and Figures 2–2 through 2–5, the  $\overline{BLANK}$ ,  $\overline{HSYNC}$ , and  $\overline{VSYNC}$  inputs are sampled and latched on the falling edge of VCLK in the normal modes, and they are latched on the rising edge of the CLK0 input in the VGA pass-through mode. Refer to Figure 3–2 for the detailed timing.

The  $\overline{HSYNC}$  and  $\overline{VSYNC}$  inputs are used for both the VGA pass-through and normal modes. If the application uses both VGA pass-through and normal modes, an external multiplexer is needed to select  $\overline{HSYNC}$  and  $\overline{VSYNC}$  between VGA pass-through mode and normal mode. The MUXOUT signal is designed for this purpose (see Sections 2.10 and 2.11).

The  $\overline{HSYNC}$ ,  $\overline{VSYNC}$ , and  $\overline{BLANK}$  signals have internal pipeline delays to align with the data at the DAC outputs. Due to the sample and latch timing delay, it is possible to have active SCLK pulses after the  $\overline{BLANK}$  input becomes active. The relationship between VCLK and SCLK and the internal VCLK sample and latch delay need to be carefully reviewed and programmed. See Section 2.3 and Figures 2–2 and 2–3 for more details.


As shown in Figure 2–6 for the IOG DAC output, active  $\overline{HSYNC}$  and  $\overline{VSYNC}$  signals turn off the sync current source (after the pipeline delay) independent of the  $\overline{BLANK}$  signal level. In real applications,  $\overline{HSYNC}$  and  $\overline{VSYNC}$  should only be active (low) when  $\overline{BLANK}$  is active (low).

To alter the polarity of the HSYNCOOUT and VSYNCOOUT outputs in the normal modes, the MPU must set or clear the corresponding bits in the general control register (see Section 2.11.1). Again, these two bits affect only the normal modes, not the VGA pass-through mode. These bits default to 1.

## 2.9 Split Shift-Register Transfer VRAMs and Special Nibble Mode

### 2.9.1 Split Shift-Register Transfer VRAMs

The TLC34076-170 directly supports split shift-register transfer (SSRT) VRAMs. In order to allow the VRAMs to perform a split shift-register transfer, an extra SCLK cycle must be inserted during the blank sequence. This is initiated when the SSRT enable bit (bit 2 in the general control register) is set to 1, the special nibble mode (SNM) bit (bit 3 in the general control register) is reset to 0 (see Section 2.11), and a rising edge on the SFLAG/NFLAG input terminal is detected. An SCLK pulse is generated within 20 ns of the rising edge of the SFLAG/NFLAG signal. A minimum 15-ns high logic level duration is provided to satisfy all of the –15 VRAM requirements. By controlling the SFLAG/NFLAG rise time, the delay time from the rising edge of the VRAM TRG signal to SCLK can be satisfied. The relationship between the SCLK, SFLAG/NFLAG, and  $\overline{BLANK}$  signals is shown in Figure 2–9.



**Figure 2–9. Relationship Between SFLAG/NFLAG,  $\overline{\text{BLANK}}$ , and SCLK**

If SFLAG/NFLAG is designed as an R-S latch set by split shift-register transfer timing and reset by  $\overline{\text{BLANK}}$  going high, the delay from  $\overline{\text{BLANK}}$  high to SFLAG/NFLAG low cannot exceed one-half of one SCLK cycle; otherwise, the SCLK generation logic may fail.

If the SSRT function is enabled but SFLAG/NFLAG is held low, SCLK runs as if the SSRT function is disabled. The SFLAG/NFLAG input is not qualified by the  $\overline{\text{BLANK}}$  signal and needs to be held low whenever an SSRT SCLK pulse is not desired. Refer to Section 2.3.1 and Figures 2–2 through 2–8 for more system details.

### 2.9.2 Special Nibble Mode

Special nibble mode is enabled when the SNM bit (bit 3 in the general control register) is set to 1 and the SSRT bit (bit 2 in the general control register) is reset to 0 (see Section 2.11). Special nibble mode provides a variation of the 4-bit pixel mode with a 16-bit bus width. While all 32 inputs (P<0:31>) are connected as 4 bytes, the 16-bit data bus is composed of the lower or upper nibble of each of the 4 bytes, depending on the level of the SFLAG/NFLAG input. The pixel data is distributed to the 16-bit data bus as shown in Table 2–9.

**Table 2–9. Pixel Data Distribution in Special Nibble Mode**

SNM BIT = 1, SSRT BIT = 0	
SFLAG/NFLAG = 1	SFLAG/NFLAG = 0
P<7:4>	P<3:0>
P<15:12>	P<11:8>
P<23:20>	P<19:16>
P<31:28>	P<27:24>


The SFLAG/NFLAG value is not latched by the TLC34076-170. Therefore, it should stay at the same level during the whole active display period, changing levels only during the  $\overline{\text{BLANK}}$  signal active time. Refer to Figure 2–10, which is similar to Figure 2–2 except that the  $\overline{\text{BLANK}}$  signal timing reference to SFLAG/NFLAG is explained. The SFLAG/NFLAG input has to meet the setup time and hold the data long enough to ensure that no pixel data is missed.

Special nibble mode operates at the line frequency when  $\overline{\text{BLANK}}$  is active. However, the typical application of this mode is double frame buffers with a pixel data width of four bits. While one frame buffer is being displayed on the monitor, the other frame buffer can be used to accept new picture information. SFLAG/NFLAG is used to indicate which frame buffer is being displayed.

SNM and SSRT must be mutually exclusive. Unpredictable operation occurs if both the SNM and SSRT bits are set to 1. The multiplex control register should be set up as shown in Table 2–6 (see Section 2.4.5). However, the SNM bit takes precedence over the other multiplex control register selections. In other words, if the multiplex control register is set up for another mode but special nibble mode is still enabled in the general control register, the input multiplex circuit takes whatever SCLK divide ratio the multiplex control register specifies and performs the nibble operation, causing operational failure.

During special nibble mode, the input multiplex circuit latches all 8-bit inputs but only passes on the specified nibble. The specified nibble is stored in the four LSBs of the next register pipe after the input latch, and the four MSBs are zeroed in that register. The register pipe contents are then passed to the read mask block. With this structure, the palette page register still functions normally providing good flexibility to users.

If the general control register bit 3 = 0 and bit 2 = 0, both split shift-register transfers and special nibble mode are disabled and the SFLAG/NFLAG input is ignored.



† CAUTION;

If the data is not held valid until SCLK and  $\overline{\text{BLANK}}$  both go low, the last few pixels could be missed.

‡ Setup time to next VCLK falling edge after  $\overline{\text{BLANK}}$  high (must be met; otherwise, the first pixel data could be missed)

**Figure 2–10. SFLAG/NFLAG Timing in Special Nibble Mode**

## 2.10 $\overline{\text{MUXOUT}}$ Output

$\overline{\text{MUXOUT}}$  is a TTL-compatible output. It is software programmable and is used to control external devices. Its typical application is to select the  $\overline{\text{HSYNC}}$  and  $\overline{\text{VSYNC}}$  inputs between the VGA pass-through mode and the normal modes (see Section 2.8). This output is driven low at power up or when VGA pass-through mode is selected; at any other time, it can be programmed to the desired polarity with general control register bit 7.

## 2.11 General Control Register

The general control register is used to control  $\overline{\text{HSYNC}}$  and  $\overline{\text{VSYNC}}$  polarity, split shift-register transfer enabling, special nibble mode, little- or big-endian mode, sync control, the ones accumulation clock source, and the VGA pass-through indicator. The bit field definitions are shown in Table 2–10.

**Table 2–10. General Control Register Bit Functions**

GENERAL CONTROL REGISTER BIT								FUNCTION
7	6	5	4	3	2	1	0	
X	X	X	X	X	X	X	0	H S Y N C O U
X	X	X	X	X	X	X	1	H S Y N C O U
X	X	X	X	X	X	0	X	V S Y N C O U
X	X	X	X	X	X	1	X	V S Y N C O U
X	X	X	X	X	0	X	X	D i s a b l e
X	X	X	X	0	1	X	X	E n a b l e s
X	X	X	X	0	X	X	X	D i s a b l e
X	X	X	X	1	0	X	X	E n a b l e s
X	X	X	0	X	X	X	X	0 - I R E
X	X	X	1	X	X	X	X	7 . 5 - I R E
X	X	0	X	X	X	X	X	D i s a b l e
X	X	1	X	X	X	X	X	E n a b l e s
X	0	X	X	X	X	X	X	l i t t l e e
X	1	X	X	X	X	X	X	b i g e n d i
0	X	X	X	X	X	X	X	M U Xi ⊕ U I T o w
1	X	X	X	X	X	X	X	M U Xi ⊕ U hT i g

2 . 1 1 . 1 H S Y N C O U T a n d V S Y N C O  
H S Y N C O U T a n d V S Y N C O  
s c r e e n r e s o l u t i o n . S  
t h e i n p u t s t h e T L  
t h e m t h r o u g h w i t h p i  
i n p u t h o r i z o n t a l a n d  
t o t h e v a l u e o n e b u t

2 . ( 1 S 1 N . M 2 ) S p l i t s S h i f t -  
( S N M ) ( B i t s 2 a n d

See Section 2.9.

**2.11.3 Pedestal Enable Control (Bit 4)**

This bit specifies whether a 0- or 7.5-IRE blanking pedestal is to be generated on the video outputs. A 0-IRE blanking pedestal means that the black and blank levels are the same.

- 0: 0-IRE pedestal (default)
- 1: 7.5-IRE pedestal

**2.11.4 Sync Enable Control (Bit 5)**

This bit specifies whether or not SYNC information is to be output onto IOG.

- 0: Disable sync (default)
- 1: Enable sync

### 2.11.5 Little-/Big-Endian-Mode Control (Bit 6)

This bit specifies either little- or big-endian data format for the pixel bus frame buffer interface (see Section 2.6).

- 0: Little-endian (default)
- 1: Big-endian

### 2.11.6 $\overline{\text{MUXOUT}}$ (Bit 7)

The  $\overline{\text{MUXOUT}}$  bit indicates to external circuitry that the device is running in the VGA pass-through mode. This bit does not affect the operation of the device (see Section 2.10).

- 0:  $\overline{\text{MUXOUT}}$  is low (default in VGA pass-through mode)
- 1:  $\overline{\text{MUXOUT}}$  is high

## 2.12 Test Register


Three test functions are provided in the TLC34076-170 and are controlled and monitored through the test register. The tests are data flow check, DAC analog test, and screen integrity test.

The test register has two ports: one for a control word, accessed by writing to the register location, and one for the data word, accessed by reading from the register location. Depending on the channel written in the control word, the data read presents the information for that channel.

The control word is three bits long and occupies  $D<2:0>$ . It specifies which of the eight channels to inspect. The following table and state machine diagrams show how each channel is addressed:

**Table 2–11. Test Mode Selection**

D2	D1	D0	CHANNEL
0	0	0	Color palette red value
0	0	1	Color palette green value
0	1	0	Color palette blue value
0	1	1	Identification code
1	0	0	Ones accumulation red value
1	0	1	Ones accumulation green value
1	1	0	Ones accumulation blue value
1	1	1	Analog test



**Figure 2–11. Test Register Control Word State Diagrams**

### 2.12.1 Frame Buffer Data Flow Test

The TLC34076-170 checks all the data entering the DAC (but before the output multiplexer  $8/\bar{6}$  shift). When accessing these color channels, the data entering the DACs should be kept constant for the entire MPU read cycle. This can be done either by slowing down the dot clock or ensuring that the data is constant for a sufficiently long series of pixels. The value read is the data stored in the color palette location addressed by the data in the input multiplexer. The read operation causes a post-increment to point to the next color channel, and the post-increment of blue wraps back to red as shown in the preceding state diagram. For example, if  $D\langle 2:0 \rangle$  is written as 001, then three successive reads are performed and the values read out are green, blue, and red in that sequence.

### 2.12.2 Identification Code

The identification code can be used as a software identification for different versions. The ID code in the TLC34076-170 is static and can be read without consideration of the dot clock or video signals. In order to be user friendly, the read post-increment applies to the ID register as well. However, when the state machine falls into the color channel, it does not return to the ID code unless the user writes 011 (binary) to D2, D1, and D0 again. If the test register was first written as 011 (binary) in D2, D1, and D0, when six successive reads are performed, the first value read is the ID and the last value read is the green. The ID value defined for the TLC34076-170 is 76 (HEX).

### 2.12.3 Ones Accumulation Screen Integrity Test

A technique called ones accumulation can be used to detect errors in fixed (not animated) screen displays. This type of error detection is useful for system checkout and field diagnostics.

Each of the 256 24-bit words in the TLC34076-170 internal color palette RAM is composed of 3 bytes, 1 each for the red, green, and blue components of the word. When  $D\langle 2:0 \rangle$  are programmed with the appropriate binary value (see Table 2–11), the TLC34076-170 monitors the corresponding color byte that is output by the color palette RAM. For example, if  $D\langle 2:0 \rangle$  are programmed with the value 100, the TLC34076-170 monitors the red byte. As the current frame is scanned, for each color palette RAM word accessed, the designated color byte is checked to see how many 1 bits it contains. This number is added to a temporary accumulator (the entire byte is checked, even if 6-bit mode is selected). For example, if the designated color byte contains the value 41h (0100 0001), then the value 2 is added to the temporary accumulator, as 41h contains two 1 bits. This process is continued until an entire frame has been scanned; the same color byte is monitored for the entire frame. The temporary accumulator truncates any overflow above the value 255. Due to circuit speed limitations, the ones accumulation is calculated at a speed of  $(\text{DOTCLK frequency})/2$ . During the vertical retrace activated by a falling edge on the TLC34076-170  $\overline{\text{VSYNC}}$  input, the value in the temporary accumulator is transferred into the ones accumulation register, and then the temporary accumulator is reset to zero (NOTE: the ones accumulation register is updated only on the falling edge of  $\overline{\text{VSYNC}}$ , not by any vertical sync pulses coded into the composite video signal). Before the next frame scan begins, the TLC34076-170 automatically changes the value in  $D\langle 2:0 \rangle$  so that the ones accumulation performed during the next frame scan is for a different color byte (see the screen integrity test state diagram of Figure 2–11). As long as the screen display remains fixed, the ones accumulation value for a particular color byte should not change; if it does, an error has occurred.

Since ones accumulation is calculated at the  $\text{DOTCLK}/2$  rate, there is uncertainty as to whether it starts its accumulation on an odd or even pixel. Regardless of whether the accumulation is performed on odd or even pixels, subsequent screens are accumulated starting at the same point every time, unless the part is reset or the DOTCLK source changes.

### 2.12.4 Analog Test

The analog test is used to compare the voltage amplitudes of the analog RGB outputs to each other and to a 145-mV reference. This enables the MPU to determine whether the CRT monitor is connected to the analog RGB outputs and whether the DACs are functional. The test register bits for the analog test are defined in Table 2–12. To perform an analog test,  $D\langle 2:0 \rangle$  must be set to 111;  $D\langle 7:4 \rangle$  are set as shown in Table 2–13.  $D\langle 3 \rangle$  contains the result of the analog test.


**Table 2–12. Test Register Bit Definitions for Analog Test**

BIT DEFINITION	READ/WRITE
D7: Red select	R/W
D6: Green select	R/W
D5: Blue select	R/W
D4: 145-mV reference select	R/W
D3: Result	R

**Table 2–13. D<7:4> Bit Coding for Analog Comparisons**

D<7:4>	OPERATION	IF D3 = 1	IF D3 = 0
0000	Normal operation	Don't care	Don't care
1010	Red DAC compared to blue DAC	Red > blue	Red < blue
1001	Red DAC compared to 145-mV reference	Red > 145 mV	Red < 145 mV
0110	Green DAC compared to blue DAC	Green > blue	Green < blue
0101	Green DAC compared to 145-mV reference	Green > 145 mV	Green < 145 mV

NOTE: All outputs have to be terminated to compare the voltage.



**Figure 2–12. Internal Comparator Circuitry for Analog Test**

The result of the analog comparison is strobed into D3 at the falling edge of an internal signal derived from the input  $\overline{\text{BLANK}}$  signal. In order to have stable inputs to the comparator, the DAC should be set to a constant level between syncs. For normal operation, data flow check, and screen integrity test, D<7:4> must be set to zero.





### 3 Electrical Specifications

#### 3.1 Absolute Maximum Ratings Over Operating Free-Air Temperature Range (Unless Otherwise Noted)<sup>†</sup>

Supply voltage, $V_{DD}$ (see Note 1)	7 V
Input voltage range, $V_I$	-0.5 V to $V_{DD} + 0.5$ V
Analog output short-circuit duration to any power supply or common	unlimited
Operating free-air temperature range, $T_A$	0°C to 70°C
Storage temperature range	-65°C to 150°C
Junction temperature	175°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

#### 3.2 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT		
$V_{DD}$	Supply voltage	4.75	5	5.25	V		
$V_{REF}$	Reference voltage	1.15	1.235	1.26	V		
$V_{IH}$	High-level input voltage	TTL inputs		2.4	$V_{DD} + 0.5$	V	
$V_{IL}$	Low-level input voltage	TTL inputs		0.8		V	
$V_{ID}$	Differential input voltage	ECL inputs		0.6	6	V	
$V_{IC}$	Common mode input voltage	ECL inputs		2.85	3.15	$V_{DD} - 0.5$	V
$R_L$	Output load resistance			37.5		$\Omega$	
	FS ADJUST resistor			523		$\Omega$	
$T_A$	Operating free-air temperature	0		70		°C	

### 3.3 Electrical Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -800 μA	2.4			V
V <sub>OL</sub>	Low-level output voltage	D<0:7>, MUXOUT, VCLK			0.4	V
		HSYNCOOUT, VSYNCOOUT	I <sub>OL</sub> = 3.2 mA		0.4	
		SCLK	I <sub>OL</sub> = 15 mA		0.4	
I <sub>IH</sub>	High-level input current	TTL inputs	V <sub>I</sub> = 2.4 V		1	μA
		ECL inputs	V <sub>I</sub> = 4 V		1	
I <sub>IL</sub>	Low-level input current	TTL inputs	V <sub>I</sub> = 0.8 V		-1	μA
		ECL inputs	V <sub>I</sub> = 0.4 V		-1	
I <sub>DD</sub>	Supply current	Pseudo-color mode	V <sub>DD</sub> = 5 V, See Note 2		525	mA
		True color mode		475		
I <sub>OZ</sub>	High-impedance-state output current				10	μA
C <sub>i</sub>	Input capacitance	TTL inputs	f = 1 MHz, V <sub>I</sub> = 2.4 V		4	pF
		ECL inputs	f = 1 MHz, V <sub>I</sub> = 4 V		4	

† All typical values are at V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 2: I<sub>DD</sub> is measured with DOTCLK running at the maximum specified frequency, SCLK frequency = DOTCLK frequency/4, and the palette RAM loaded with full-range toggling patterns (00h/00h/FFh/FFh/00h/00h/FFh/FFh/ . . .). Pseudo-color mode is also known as color indexing mode.

### 3.4 Operating Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution (each DAC)		8/6 high		8		bits
		8/6 low		6		
E <sub>L</sub> End-point linearity error (each DAC)		8/6 high			1	LSB
		8/6 low			1/4	
E <sub>D</sub> Differential linearity error (each DAC)		8/6 high			1	LSB
		8/6 low			1/4	
Gray scale error					5%	
I <sub>O</sub> Output current, See Note 4	White level relative to blank		17.69	19.05	20.4	mA
	White level relative to black (7.5 IRE only)		16.74	17.62	18.5	
	Black level relative to blank (7.5 IRE only)		0.95	1.44	1.9	
	Blank level on IOR, IOB		0	5	50	μA
	Blank level on IOG (with SYNC enabled)		6.29	7.6	8.96	mA
	Sync level on IOG (with SYNC enabled)		0	5	50	μA
	One LSB (8/6 high)			69.1		μA
	One LSB (8/6 low)			276.4		
DAC-to-DAC matching				2%	5%	
DAC-to-DAC crosstalk				-20		dB
Output compliance			-1		1.2	V
V <sub>ref</sub>	Voltage reference output voltage		1.15	1.235	1.26	V
z <sub>O</sub>	Output impedance			50		kΩ
C <sub>O</sub>	Output capacitance	f = 1 MHz, I <sub>O</sub> = 0		13		pF
Clock and data feedthrough				-20		dB
Glitch impulse (see Note 3)				50		pV-s
Pipeline delay	Normal mode			1 SCLK + 9 DOTCLK		periods
	VGA pass-through mode			7.5 DOTCLK		

NOTES: 3. Glitch impulse does not include clock and data feedthrough. The -3-dB test bandwidth is twice the clock rate.

4. Test conditions for RS343-A video signals (unless otherwise specified): "Recommended Operating Conditions", using external voltage reference V<sub>ref</sub> = 1.235 V, the FS ADJUST resistor = 523 Ω. When using the internal voltage reference, the FS ADJUST resistor may need to be adjusted in order to meet these limits.

### 3.5 Timing Requirements

		MIN	MAX	UNIT
DOTCLK frequency			170	MHz
CLK0 frequency for VGA pass-through mode			85	MHz
$t_c$	Clock cycle time	TTL	7.4	ns
		ECL	5.8	
$t_{su1}$	Setup time, RS<0:3> valid before $\overline{RD}$ or $\overline{WR}$ ↓		10	ns
$t_{h1}$	Hold time, RS<0:3> valid after $\overline{RD}$ or $\overline{WR}$ ↓		10	ns
$t_{su2}$	Setup time, D<0:7> valid before $\overline{WR}$ ↑		35	ns
$t_{h2}$	Hold time, D<0:7> valid after $\overline{WR}$ ↑		0	ns
$t_{su3}$	Setup time, VGA<0:7> and $\overline{HSYNC}$ , $\overline{VSYNC}$ , and $\overline{VGABLANK}$ valid before CLK0↑		2	ns
$t_{h3}$	Hold time, VGA<0:7> and $\overline{HSYNC}$ , $\overline{VSYNC}$ , and $\overline{VGABLANK}$ valid after CLK0↑		2	ns
$t_{su4}$	Setup time, P<0:31> valid before SCLK↑		0	ns
$t_{h4}$	Hold time, P<0:31> valid after SCLK↑		5	ns
$t_{su5}$	Setup time, $\overline{HSYNC}$ , $\overline{VSYNC}$ , and $\overline{BLANK}$ valid before VCLK↓		5	ns
$t_{h5}$	Hold time, $\overline{HSYNC}$ , $\overline{VSYNC}$ , and $\overline{BLANK}$ valid after VCLK↓		2	ns
$t_{w1}$	Pulse duration, $\overline{RD}$ or $\overline{WR}$ low		50	ns
$t_{w2}$	Pulse duration, $\overline{RD}$ or $\overline{WR}$ high		30	ns
$t_{w3}$	Pulse duration, clock high	TTL	3	ns
		ECL	2.5	
$t_{w4}$	Pulse duration, clock low	TTL	3	ns
		ECL	2.5	
$t_{w5}$	Pulse duration, SFLAG/NFLAG high (see Note 6)		30	ns
$t_{w6}$	Pulse duration, SCLK high (see Note 7)	15	55	ns

- NOTES:
5. TTL input signals are 0 to 3 V with less than 3-ns rise/fall time between the 10% and 90% levels unless otherwise specified. ECL input signals are  $V_{DD}-1.8$  V to  $V_{DD}-0.8$  V with less than 2-ns rise/fall time between the 20% and 80% levels. For input and output signals, timing reference points are at the 10% and 90% signal levels. Analog output loads are less than 10 pF. D<0:7> output loads are less than 50 pF. All other output loads are less than 50 pF, unless otherwise specified.
  6. This parameter applies when the split shift-register transfer (SSRT) function is enabled. See Section 2.9.1 for details.
  7. This parameter applies when the split shift-register transfer (SSRT) function is enabled. See Section 2.9.1 for details.

### 3.6 Switching Characteristics

PARAMETER		MIN	TYP	MAX	UNIT
	SCLK frequency (see Note 8)			85	MHz
	VCLK frequency			85	MHz
	Pixel data latching frequency (see Note 9)			110	MHz
t <sub>en1</sub>	Enable time, $\overline{RD}$ low to D<0:7> valid			40	ns
t <sub>dis1</sub>	Disable time, $\overline{RD}$ high to D<0:7> disabled			17	ns
t <sub>v1</sub>	Valid time, D<0:7> valid after $\overline{RD}$ high	5			ns
t <sub>PLH1</sub>	Propagation delay time, SFLAG/NFLAG $\uparrow$ to SCLK high (see Note 7)	0		20	ns
t <sub>d1</sub>	Delay time, $\overline{RD}$ low to D<0:7> starting to turn on	5			ns
t <sub>d2</sub>	Delay time, selected input clock high/low to DOTCLK (internal signal) high/low		7		ns
t <sub>d3</sub>	Delay time, DOTCLK high/low to VCLK high/low		6		ns
t <sub>d4</sub>	Delay time, VCLK high/low to SCLK high/low (see Note 10)	0		5	ns
t <sub>d5</sub>	Delay time, DOTCLK high/low to SCLK high/low		8		ns
t <sub>d6</sub>	Delay time, DOTCLK high to IOR/IOG/IOB active (analog output delay time) (see Note 11)		20		ns
t <sub>d7</sub>	Analog output settling time (see Note 12)		5		ns
t <sub>d8</sub>	Delay time, DOTCLK high to HSYNCOUT and VSYNCOUT valid		3		ns
t <sub>r</sub>	Analog output rise time (see Note 13)		2		ns
	Analog output skew	0		2	ns

- NOTES:
7. This parameter applies when the split shift-register transfer (SSRT) function is enabled. See Section 2.9.1 for details.
  8. SCLK can drive output capacitive loads up to 60 pF with worst-case transition time between the 10% and 90% levels less than 4 ns (typical 3 ns). SCLK can drive output capacitive loads up to 120 pF, with typical transition time (10% to 90%) of 4 ns.
  9. SCLK can be programmed to latch pixel data at the input port up to this limit. However, the SCLK output buffer can only be used up to the SCLK frequency limit of 85 MHz.
  10. VCLK frequency = SCLK frequency.
  11. Measured from the 90% point of the rising edge of DOTCLK to 50% of the full-scale transition.
  12. Measured from the 50% point of the full-scale transition to the point at which the output has settled, within  $\pm 1$  LSB (settling time does not include clock and data feedthrough)
  13. Measured between 10% and 90% of the full-scale transition

### 3.7 Timing Diagrams




Figure 3-1. MPU Interface Timing




Figure 3–2. Video Input/Output




Figure 3–3. SFLAG/NFLAG Timing (When SSRT Function is Enabled)





## Appendix A

### SCLK/VCLK and the TMS340x0

While the TLC34076-170 SCLK and VCLK outputs are designed for compatibility with all graphics systems, they are also tightly coupled with the TMS340x0 graphics system processors (GSP). All the timing requirements of the TMS340x0 have been considered. However, there are a few points that need to be explained with regard to applications.

#### VCLK

All the video control signals in the TMS340x0 (i.e.,  $\overline{\text{BLANK}}$ ,  $\overline{\text{HSYNC}}$ , and  $\overline{\text{VSYNC}}$ ) are triggered and generated from the falling edge of VCLK. The fact that the TLC34076-170 uses the falling edge to sample and latch the  $\overline{\text{BLANK}}$  input gives users maximum freedom to choose the frequency of VCLK and interconnect the TLC34076-170 with the TMS340x0 GSP without glue logic. The VCLK frequency needs to be selected to be compatible with the minimum VCLK period required by the TMS340x0.

In the TMS340x0, the same VCLK falling edge that generates  $\overline{\text{BLANK}}$  requests a screen refresh. If the VCLK period is longer than 16 TQs (TQ is the period of the TMS340x0 CLKIN), it is possible that the last SCLK pulse could be used falsely to transfer the VRAM data from memory to the shift register along with the last pixel transfer. The first SCLK pulse for the next scan line would then shift the first pixel data out of the pipe and the screen would then falsely start from the second pixel.

#### SCLK and SFLAG

The TLC34076-170 SCLK signal is compatible with current -10 and slower VRAMs. When split shift-register transfers are used, one SCLK pulse has to be generated between the regular shift-register transfer and the split shift-register transfer to ensure correct operation. The SFLAG input is designed for this purpose. SFLAG can be generated from a programmable logic array and triggered by the rising edge of the  $\overline{\text{TR/QE}}$  signal or the rising edge of the  $\overline{\text{RAS}}$  signal of the regular shift-register transfer cycle.  $\overline{\text{TR/QE}}$  can be used if the minimum delay from when the VRAM's  $\overline{\text{TRG}}$  signal goes high to SCLK going high can be met by the programmable logic array delay; otherwise,  $\overline{\text{RAS}}$  can be used.



## Appendix B

### PC Board Layout Considerations

#### PC Board Considerations

A four-layer PC board should be used with the TLC34076-170: one layer each for 5-V power and GND and two layers for signals. The layout should be optimized for the lowest-possible noise on the TLC34076-170 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of  $V_{DD}$  and GND terminals should be minimized so as to reduce inductive ringing. The terminal assignments for the TLC34076-170 P<0:31> inputs were selected for minimum interconnect lengths between these inputs and the VRAM pixel data outputs. The TLC34076-170 should be located as close to the output connectors as possible to minimize noise pickup and reflections due to impedance mismatching.

#### Ground Plane

A single ground plane is recommended for both the TLC34076-170 and the rest of the logic. Separate digital and analog ground planes are not needed.

#### Power Plane

Split power planes are recommended for the TLC34076-170 and the rest of the logic. The TLC34076-170 and its associated analog circuitry should have their own power plane (referred to as  $AV_{CC}$  in Figure B-1). The two power planes should be connected at a single point through a ferrite bead as shown in Figures B-1, B-2, and B-3. This bead should be located within three inches of the TLC34076-170.

#### Supply Decoupling


Bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance.

For the best performance, a 0.1- $\mu$ F ceramic capacitor in parallel with a 0.01- $\mu$ F chip capacitor should be used to decouple each of the three groups of power terminals to GND. These capacitors should be placed as close as possible to the device as shown in Figure B-2.

If a switching power supply is used, the designer should pay close attention to reducing power supply noise and should consider using a three-terminal voltage regulator for supplying power to  $AV_{CC}$ .

#### COMP and $V_{ref}$ Terminals

A 100- $\Omega$  resistor (optional) and 0.1- $\mu$ F ceramic capacitor (approximate values) should be connected in series between the device's COMP and  $V_{DD}$  terminals in order to avoid noise and color-smearing problems. Also, whether an internal or external voltage reference is used, a 0.1- $\mu$ F capacitor should be connected between the device's  $V_{ref}$  and GND terminals to further stabilize the video image. These resistor and capacitor values may vary depending on the board layout; experimentation may be required in order to determine optimum values.



LOCATION	DESCRIPTION
C1–C3, C9–C10, C12	0.1- $\mu$ F ceramic capacitor
C5–C7	0.01- $\mu$ F ceramic chip capacitor
C11	33- $\mu$ F tantalum capacitor
L1	ferrite bead
R1	1000- $\Omega$ 1% metal-film resistor
R2	523- $\Omega$ 1% metal-film resistor
R3, R4, R5	75- $\Omega$ 1% metal-film resistor
R6	100- $\Omega$ 5% resistor
D1	1.2-V voltage reference

Figure B–1. Typical Connection Diagram and Components (Shaded Area is Optional)




Figure B-2. Typical Component Placement (Component Side)




Figure B-3. Typical Split Power Plane (Solder Side)



## Appendix C

### SCLK Frequency < VCLK Frequency

The VCLK and SCLK outputs generated by the TLC34076-170 are both free-running clocks. The video control signals (i.e., HSYNC, VSYNC, and BLANK) are normally generated from VCLK, and a fixed relationship between the video control signals and VCLK can therefore be expected. The TLC34076-170 samples and latches the BLANK input on the falling edge of VCLK. It then looks at the LOAD signal to determine when to disable or enable SCLK at its output terminal. The decision is deterministic when the SCLK frequency is greater than or equal to the VCLK frequency. However, when the SCLK frequency is less than the VCLK frequency, the appearance of the SCLK waveform at its output terminal when BLANK is sampled low on the VCLK falling edge can vary (see Figures C-1 and C-2).

To avoid this variation in the SCLK output waveform, the SCLK and VCLK frequencies should be chosen so that HTOTAL is evenly divisible by the ratio of (VCLK frequency:SCLK frequency); that is,

$$\text{remainder of } \left[ \frac{\text{HTOTAL}}{\left( \frac{\text{VCLK frequency}}{\text{SCLK frequency}} \right)} \right] = 0.$$

For example, if HTOTAL is even, VCLK frequency = DOTCLK frequency/8, and SCLK frequency = DOTCLK frequency/16, then the formula above is satisfied. NOTE: When HTOTAL starts at zero (as in the TMS340x0 GSP), then the formula becomes:

$$\text{remainder of } \left[ \frac{(\text{HTOTAL} + 1)}{\left( \frac{\text{VCLK frequency}}{\text{SCLK frequency}} \right)} \right] = 0.$$




Figure C-1. VCLK and SCLK Phase Relationship (Case 1)






Figure C-2. VCLK and SCLK Phase Relationship (Case 2)

## **Appendix D Mechanical Data**

This section was pasted up



## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.