
- Programmable Settling Time to 0.5 LSB 2.5 μs or 12.5 μs Typ
- Two 10-Bit CMOS Voltage Output DACs in an 8 Pin Package
- Simultaneous Updates for DAC A and DAC B
- Single Supply Operation
- 3-Wire Serial Interface
- High-Impedance Reference Inputs
- Voltage Output Range . . . 2 Times the Reference Input Voltage
- Software Power Down Mode
- Internal Power-On Reset

SLAS151A - JULY 1997 - REVISED DECEMBER 1997

- TMS320 and SPI Compatible
- Low Power Consumption: 3 mW Typ in Slow Mode 8 mW Typ in Fast Mode
- Input Data Update Rate of 1.21 MHz
- Monotonic Over Temperature

applications

- Battery Powered Test Instruments
- Digital Offset and Gain Adjustment
- Battery Operated/Remote Industrial Controls
- Machine and Motion Control Devices
- Cellular Telephones



description

The TLC5617 and TLC5617A are dual 10-bit voltage output digital-to-analog converters (DAC) with buffered reference inputs (high impedance). The DACs have an output voltage range that is two times the reference voltage, and the DACs are monotonic. The device is simple to use, running from a single supply of 5 V. A power-on reset function is incorporated to ensure repeatable start-up conditions.

Digital control of the TLC5617 is over a 3-wire CMOS compatible serial bus. The device receives a 16-bit word for programming and to produce the analog output. The digital inputs feature Schmitt triggers for high noise immunity. Digital communication protocols include the SPI[™], QSPI[™], and Microwire[™] standards.

Two versions of this device are available. The TLC5617 does not have any internal state machine and is dependent on all external timing signals. The TLC5617A has an internal state machine that will count the number of clocks from falling edge of \overline{CS} and then update and disable the device to accepting further data inputs. The TLC5617A is recommended for TMS320 and SPI processors and the TLC5617 is recommended only for use in SPI or 3-wire serial port processors. The TLC5617A is backward compatible and designed to work in TLC5617 designed systems.

The 8-terminal small-outline D package allows digital control of analog functions in space-critical applications. The TLC5617C is characterized for operation from 0°C to 70°C. The TLC5617I is characterized for operation from -40° C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

SLAS151A - JULY 1997 - REVISED DECEMBER 1997

AVAILABLE OPTIONS							
	PACKAGE						
	Τ _Α	SMALL OUTLINE [†] (D)	PLASTIC DIP (P)				
	0°C to 70°C	TLC5617CD TLC5617ACD	TLC5617CP TLC5617ACP				
-	-40°C to 85°C	TLC5617ID TLC5617AID	TLC5617IP TLC5617AIP				
† Av	vailable in tape ar	nd reel as the TLC5617CD	R and the TLC5617	IDR			
	DEVICE	COMPATIBIL	ITY				
	TLC5617	SPI, QSPI and Microwire					
	TLC5617A	TMS320Cxx, SPI, QSPI and Microwire					

functional block diagram





SLAS151A - JULY 1997 - REVISED DECEMBER 1997

TERMIN	TERMINAL		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
DIN	1	Ι	Serial data input
SCLK	2	I	Serial clock input
CS	3	I	Chip select, active low
OUT B	4	0	DAC B analog output
AGND	5		Analog ground
REFIN	6	I	Reference voltage input
OUT A	7	0	DAC A analog output
V _{DD}	8		Positive power supply

Terminal Functions

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage (V _{DD} to AGND)	
Digital input voltage range to AGND	
Reference input voltage range to AGND	$\dots \dots $
Output voltage at OUT from external source	V _{DD} + 0.3 V
Continuous current at any terminal	±20 mA
Operating free-air temperature range, T _A : TLC5617C	0°C to 70°C
TLC5617I	–40°C to 85°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		N	1IN	NOM	MAX	UNIT
Supply voltage, V _{DD}			4.5	5	5.5	V
High-level digital input voltage, VIH	$V_{DD} = 5 V$	0.7	V _{DD}			V
Low-level digital input voltage, VIL	$V_{DD} = 5 V$				0.3 V _{DD}	V
Reference voltage, V _{ref} to REFIN terminal			1	2.048	V _{DD} -1.1	V
Load resistance, RL			2			kΩ
Operating free-air temperature, T_A	TLC5617C		0		70	°C
Operating nee-an temperature, 1A	TLC5617I	-	-40		85	°C



SLAS151A - JULY 1997 - REVISED DECEMBER 1997

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 5 V ± 5%, V_{ref} (REFIN)= 2.048 V (unless otherwise noted)

static DAC specifications

	PARAMETER		TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
	Resolution				10			bits
	Integral nonlinearity (INL), end	point adjusted	V _{ref(REFIN)} = 2.048 V,	See Note 1			±1	LSB
	Differential nonlinearity (DNL)		V _{ref(REFIN)} = 2.048 V,	See Note 2		±0.1	±0.5	LSB
EZS	Zero-scale error (offset error at	zero scale)	V _{ref(REFIN)} = 2.048 V,	See Note 3			±3	LSB
	Zero-scale-error temperature c	pefficient	V _{ref(REFIN)} = 2.048 V,	See Note 4		3		ppm/°C
EG	Gain error		V _{ref(REFIN)} = 2.048 V,	See Note 5			±3	LSB
	Gain error temperature coefficie	ent	V _{ref(REFIN)} = 2.048 V,	See Note 6		1		ppm/°C
		Zero scale		Slow	80			
PSRR	Power-supply rejection ratio	Gain	See Notes 7 and 8	SIOW	80			dB
FORK		Zero scale	See Notes / allu o	Fast	80			uВ
		Gain		rasi	80			

NOTES: 1. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

- 2. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
- 3. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
- 4. Zero-scale-error temperature coefficient is given by: E_{ZS} TC = [E_{ZS} (T_{max}) E_{ZS} (T_{min})]/V_{ref} × 10⁶/(T_{max} T_{min}).
- 5. Gain error is the deviation from the ideal output ($V_{ref} 1 LSB$) with an output load of 10 k Ω excluding the effects of the zero-error. 6. Gain temperature coefficient is given by: E_G TC = [E_G(T_{max}) E_G (T_{min})]/V_{ref} × 10⁶/(T_{max} T_{min}).
- 7. Zero-scale-error rejection ratio (EZS-RR) is measured by varying the VDD from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the zero-code output voltage.
- 8. Gain-error rejection ratio (EG-RR) is measured by varying the VD from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero scale change.

A OUT and B OUT output specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
٧o	Voltage output range	$R_L = 10 k\Omega$	0		V _{DD} -0.4	V
	Output load regulation accuracy	$V_{O(OUT)} = 2V$, RL from 10 k Ω to 2 k Ω			0.5	LSB
losc	Output short circuit current	VO(A OUT) or VO(B OUT) to VDD or AGND		20		mA
IO(sink)	Output sink current	V _{O(OUT)} > 0.25 V		5		mA
IO(source)	Output source current	V _{O(OUT)} < 4.75 V		5		mA

reference input (REFIN)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
VI	Input voltage range			0		V _{DD} -2	V
R _i	Input resistance			10			MΩ
Ci	Input capacitance				5		pF
	Reference feedthrough	REFIN = 1 V_{pp} at 1 kHz + 1.024 V dc (see N	ote 9)		-80		dB
	Reference input bandwidth (f-3dB)	PEEIN = 0.2 V + 1.024 V dc	Slow		0.5		MHz
	Reference input bandwidth (i=3dB)	REFIN = $0.2 V_{pp} + 1.024 V dc$	Fast		1		

NOTE 9: Reference feedthrough is measured at the DAC output with an input code = 00 hex and a Vref(REFIN) input = 1.024 V dc + 1 Vpp at 1 kHz.



SLAS151A - JULY 1997 - REVISED DECEMBER 1997

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 5 V ± 5%, V_{ref} (REFIN)= 2.048 V (unless otherwise noted) (continued)

digital inputs (DIN, SCLK, CS)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ι _Η	High-level digital input current	$V_I = V_{DD}$			±1	μA
١ _{IL}	Low-level digital input current	V _I = 0 V			±1	μA
Ci	Input capacitance			8		pF

power supply

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Supply voltage, V _{DD}			4.5	5	5.5	V
	Power supply current	V _{DD} = 5.5 V, No load,	Slow		0.6	1	mA
DD		All inputs = 0 V or V_{DD}	Fast		1.6	2.5	IIIA
	Power down supply current	D13 = 0 (see Table 3)			1		μΑ

operating characteristics over recommended operating free-air temperature range, V_{DD} = 5 V ± 5%, $V_{ref(REFIN)}$ = 2.048 V (unless otherwise noted)

analog output dynamic performance

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
SR	Output slew rate	$C_{L} = 100 \text{ pF},$ $R_{L} = 10 \text{ k}\Omega,$	V _{ref(REFIN)} = 2.048 V, T _A = 25°C,	Slow	0.3	0.5		V/µs
SK	Output siew late	Code 32 to Code 1024,	V _O from 10% to 90%	Fast	2.4	3		v/µs
+	Output settling time	To ±0.5 LSB,	C _L = 100 pF,	Slow		12.5		
t _s	Output settiing time	$R_L = 10 k\Omega$,	See Note 10	Fast		2.5		μs
+ / >	Output settling time,	To ± 0.5 LSB,	C _L = 100 pF,	Slow		2		
^t s(c)	code to code	R _L = 10 kΩ,	See Note 11	Fast		2		μs
	Glitch energy	DIN = All 0s to all 1s, f(SCLK) = 100 kHz	$\overline{CS} = V_{DD},$			5		nV–s
S/(N+D) Signal to noise + distortion		V _{ref(REFIN)} = 1 V _{pp} at 7	1 kHz and 10 kHz + 1.024 V dc,	Slow		78		dB
3/(IN+D)	Signal to noise + distortion	Input code = 10 0000 00	000	Fast		81		uВ

NOTES: 10. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 020 hex to 3FF hex or 3FF hex to 020 hex.


11. Setting time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count.

digital input timing requirements

		MIN	NOM	MAX	UNIT
^t su(DS)	Setup time, DIN before SCLK low	5			ns
^t h(DH)	Hold time, DIN valid after SCLK low	5			ns
t _{su} (CSS)	Setup time, CS low to SCLK low	5			ns
t _{su} (CS1)	Setup time, SCLK \uparrow to $\overline{\text{CS}}\downarrow$, external end-of-write	10			ns
t _{su} (CS2)	Setup time, SCLK \uparrow to $\overline{ ext{CS}}\downarrow$, start of next write cycle	5			ns
^t w(CL)	Pulse duration, SCLK low	25			ns
^t w(CH)	Pulse duration, SCLK high	25			ns
^t d(CS1)	Delay time, CLK [↑] to Disable (TLC5617A only)			5	ns




SLAS151A – JULY 1997 – REVISED DECEMBER 1997



NOTE A: The input clock, applied at the SCLK terminal, should be inhibited low when CS is high to minimize clock feedthrough.






NOTE B: The input clock, applied at the SCLK terminal, should be inhibited low when \overline{CS} is high to minimize clock feedthrough.

Figure 2. Timing Diagram for TLC5617A only




SLAS151A - JULY 1997 - REVISED DECEMBER 1997



TYPICAL CHARACTERISTICS




SLAS151A - JULY 1997 - REVISED DECEMBER 1997







SLAS151A - JULY 1997 - REVISED DECEMBER 1997



TYPICAL CHARACTERISTICS



SLAS151A - JULY 1997 - REVISED DECEMBER 1997




Figure 16. Differential Nonlinearity With Input Code



SLAS151A - JULY 1997 - REVISED DECEMBER 1997




Figure 17. Integral Nonlinearity With Input Code

APPLICATION INFORMATION

general function

The TLC5617 uses a resistor string network buffered with an op amp to convert 10-bit digital data to analog voltage levels (see functional block diagram and Figure 17). The output of the TLC5617 is the same polarity as the reference input (see Table 1).

The output code is given by: $2(V_{REFIN})\frac{CODE}{1024}$

An internal circuit resets the DAC register to all 0s on power-up.




Figure 18. TLC5617 Typical Operating Circuit



SLAS151A - JULY 1997 - REVISED DECEMBER 1997

	INPUT [†]		OUTPUT
1111	1111	11(00)	2(V _{REFIN}) <u>1023</u>
	:		:
1000	0000	01(00)	2(V _{REFIN}) <u>513</u> 1024
1000	0000	00(00)	$2(V_{REFIN})\frac{512}{1024} = V_{REFIN}$
0111	1111	11(00)	2(V _{REFIN}) <u>511</u> 1024
	:		:
0000	0000	01(00)	$2(V_{REFIN})\frac{1}{1024}$
0000	0000	00(00)	0 V

APPLICATION INFORMATION

Table 1. Binary Code Table (0 V to 2 V_{REFIN} Output), Gain = 2

[†] A 10-bit data word with two sub-LSB 0s must be written since the DAC input latch is 12 bits wide.

buffer amplifier

The output buffer has a rail-to-rail output with short circuit protection and can drive a $2-k\Omega$ load with a 100 pF load capacitance. Settling time is a software selectable 12.5 μ s or 2.5 μ s typical to within ± 0.5 LSB of final value.

external reference

The reference voltage input is buffered which makes the DAC input resistance not code dependent. Therefore, the REFIN input resistance is 10 M Ω and the REFIN input capacitance is typically 5 pF, independent of input code. The reference voltage determines the DAC full-scale output.

logic interface

The logic inputs function with CMOS logic levels. Most of the standard high-speed CMOS logic families may be used.

serial clock and update rate

Figure 1 shows the TLC5617 timing. The maximum serial clock rate is

$$f_{(SCLK)max} = \frac{1}{t_{w(CH)min} + t_{w(CL)min}} = 20 \text{ MHz}$$

The digital update rate is limited by the chip-select period, which is

$$t_{p(CS)} = 16 \times \left(t_{w(CH)} + t_{w(CL)}\right) + t_{su(CS1)}$$

This equals 820-ns or 1.21-MHz update rate. However, the DAC settling time to 10 bits limits the update rate for full-scale input step transitions.




APPLICATION INFORMATION

serial interface

When chip select (\overline{CS}) is low, the input data is read into a 16-bit shift register with the input data clocked in most significant bit first. The falling edge of the SCLK input shifts the data into the input register.

The rising edge of \overline{CS} then transfers the data to the DAC register. All \overline{CS} transitions should occur when the SCLK input is low.

The 16 bits of data can be transferred with the sequence shown in Figure 18.



[†]Two extra (sub-LSB) bits (can be don't care)

Figure 19. Input Data Word Format

Table 2 shows the function of program bits D15 – D12.

PROGRAM BIT				
D15	D14	D13	D12	DEVICE FUNCTION
1	×	x	x	Write to latch A with serial interface register data and latch B updated with buffer latch data
0	х	х	0	Write to latch B and double buffer latch
0	Х	Х	1	Write to double buffer latch only
Х	1	Х	Х	12.5 μs settling time
Х	0	Х	Х	2.5 μs settling time
Х	Х	0	Х	Powered-up operation
Х	Х	1	Х	Powered-down mode

Table 2. Program Bits D15 – D12 Function

function of the latch control bits (D15 and D12)


Three data transfers are possible. All transfers occur immediatly after \overline{CS} goes high and are described in the following sections.

latch A write, latch B update (D15 = high, D12 = X)

The serial interface register (SIR) data are written to latch A and the double buffer latch contents are written to latch B. The double buffer contents are unaffected. This control bit condition allows simultaneous output updates of both DACs.



SLAS151A - JULY 1997 - REVISED DECEMBER 1997



APPLICATION INFORMATION

Figure 20. Latch A Write, Latch B Update

latch B and double-buffer 1 write (D15 = low, D12 = low)

The SIR data are written to both latch B and the double buffer. Latch A is unaffected.




Figure 21. Latch B and Double-Buffer Write

double-buffer-only write (D15 = low, D12 = high)

The SIR data are written to the double buffer only. Latch A and B contents are unaffected.




Figure 22. Double-Buffer-Only Write

purpose and use of the buffer

Normally only one DAC output can change after a write. The double buffer allows both DAC outputs to change after a single write. This is achieved by the two following steps.

- A double-buffer-only write is executed to store the new DAC B data without changing the DAC A and B outputs.
- 2. Following the previous step a write to latch A is executed. This writes the SIR data to latch A and also writes the double-buffer contents to latch B. Thus both DACs receive their new data at the same time and so both DAC outputs begin to change at the same time.

Unless a double-buffer-only write is issued, the latch B and double-buffer contents are identical. Thus, following a write to latch A or B with another write to latch A does not change the latch B contents.



SLAS151A - JULY 1997 - REVISED DECEMBER 1997

APPLICATION INFORMATION

operational examples

changing the latch A data from zero to full code

Assuming that latch A starts at zero code (e.g., after power-up), the latch can be filled with 1s by writing (bit D15 on the left, D0 on the right)

1X0X 1111 1111 11XX

to the serial interface. Bit D14 can be zero to select slow mode or one to select fast mode. The other Xs can be zero or one (don't care).

The latch B contents and the DAC B output are not changed by this write unless the double-buffer contents are different from the latch B contents. This can only be true if the last write was a double-buffer-only write.

changing the latch B data from zero to full code

Assuming that latch B starts at zero code (e.g., after power-up), the latch can be filled with 1s by writing (bit D15 on the left, D0 on the right).

0X00 1111 1111 11XX

to the serial interface. Bit D14 can be zero to select slow mode or one to select fast mode. The other Xs can be zero or one (don't care). The data (bits D0 to D11) are written to both the double buffer and latch B.

The latch A contents and the DAC A output are not changed by this write.

double-buffered change of both DAC outputs

Assuming that DACs A and B start at zero code (e.g., after power-up), if DAC A is to be driven to mid-scale and DAC B to full-scale, and if the outputs are to begin rising at the same time, this can be achieved as follows:

First,

0d01 1111 1111 11XX

is written (bit D15 on the left, D0 on the right) to the serial interface. This loads the full-scale code into the double buffer latch but does not change the latch B contents and the DAC B output voltage. The latch A contents and the DAC A output are also unaffected by this write operation.

Changing from fast to slow mode or slow to fast mode changes the supply current which can glitch the outputs, and so D14 (designated by d in the data word) should be set to maintain the speed made set by the previous write. The other Xs can be ones or zeros (don't care).

Next,

1X0X 1000 0000 00XX

is written (bit D15 on the left, D0 on the right) to the serial interface. Bit D14 can be zero to select slow mode or one to select fast mode. The other Xs can be zero or one (don't care). This writes the mid-scale code (100000000XX) to latch A and also copies the full-scale code from the double buffer to latch B. Both DAC outputs thus begin to rise after the second write.



SLAS151A - JULY 1997 - REVISED DECEMBER 1997

APPLICATION INFORMATION

DSP serial interface

Utilizing a simple 3 wire serial interface, the TLC5617A can be interfaced to TMS320 compatible serial ports. The 5617A has an internal state machine that will count 16 clocks after receiving a falling edge of /CS and then disable further clocking in of data until the next falling edge is received on /CS. Therefore the /CS can be connected directly to the FS pins of the serial port and only the leading falling edge of the DSP will be used to start the write process. The TLC5617A is designed to be used with the TMS320Cxx DSP's in Burst Mode Serial Port Transmit operation.




Figure 23. Interfacing The TLC5617 To TMS320C32 DSP

SPI serial interface

Both the TLC5617 and TLC5617A are compatible with SPI, QSPI or Microwire serial standards. The hardware connections are shown in Figures 23 and 24. The TLC5617A has an internal state machine that will count 16 clocks after the falling edge to /CS and then internally disable the device. The internal edge is or'd together with the /CS so that the rising edge can be provided to /CS prior to the occurrence of the internal edge to also disable the device.

general serial interface

The TLC5617 three-wire interface is compatible with the SPI, QSPI, and Microwire serial standards. The hardware connections are shown in Figure 23 and Figure 24.

The SPI and Microwire interfaces transfer data in 8-bit bytes, therefore, two write cycles are required to input data to the DAC. The QSPI interface, which has a variable input data length from 8 to 16 bits, can load the DAC input register in one write cycle.



SLAS151A - JULY 1997 - REVISED DECEMBER 1997





Figure 24. Microwire Connection



CPOL = 1, CPHA = 0

Figure 25. SPI/QSPI Connection

linearity, offset, and gain error using single end supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.



SLAS151A - JULY 1997 - REVISED DECEMBER 1997

APPLICATION INFORMATION

linearity, offset, and gain error using single end supplies (continued)

The output voltage remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 24.




Figure 26. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero input code (all inputs 0) and full scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full scale code and the lowest code that produces a positive output voltage. For the TLC5617, the zero-scale (offset) error is plus or minus 3 LSB maximum. The code is calculated from the maximum specification for the negative offset.

power-supply bypassing and ground management

Printed circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the DAC AGND terminal to the system analog ground plane making sure that analog ground currents are well managed.

A 0.1 μ F ceramic bypass capacitor should be connected between V_{DD} and AGND and mounted with short leads as close as possible to the device. Use of ferrite beads may further isolate the system analog and digital power supplies.

Figures 25 shows the ground plane layout and bypassing technique.




Figure 27. Power-Supply Bypassing



SLAS151A - JULY 1997 - REVISED DECEMBER 1997

APPLICATION INFORMATION

saving power

Setting the DAC register to all 0s minimizes power consumption by the reference resistor array and the output load when the system is not using the DAC.

ac considerations/analog feedthrough

Higher frequency analog input signals may couple to the output through internal stray capacitance. Analog feedthrough is tested by holding \overline{CS} high, setting the DAC code to all 0s, sweeping the frequency applied to REFIN, and monitoring the DAC output.




SLAS151A - JULY 1997 - REVISED DECEMBER 1997

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012




SLAS151A - JULY 1997 - REVISED DECEMBER 1997

MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated