SLAS193 - OCTOBER 1998

•	Correlated Double Sampling (CDS), AGC and High Speed 10-Bit ADC in a Single	D	GG PAC (TOP V	
	Package	SHV [10	56] SHR
٠	5-V Analog Power Supply and 3.3-V Digital	GND1	2	55 VCC1
	Power Supply	BLK-PULSE	3	54 CLP2
•	Power Down Mode	OFFSET [4	53 DATA-IN
•	56-Pin TSSOP (DGG) Package with	VCC3 [5	52] PIN
	Multichip Module Assembly for Isolation	DRIVE-OUT [6	51 AGCGAIN
			7	50 OBCLP
CDS	/AGC	CDS-STBY		49 AGCCLP
•	AGC Gain Range of 5 dB to 39 dB	VRB-OUT	- T	48 SH-PULSE
	Black Level Clamp Circuit	VRT-OUT [-	47 GND2
	-	A-SUB [-	46 VCC2
•	Direct Connection to ADC Input	D-SUB	1	45 A-SUB
•	Voltage Reference for ADC		13	44 DVDD
		D0 [43 AVSS
Ana	og-to-Digital Converter	D1 [1	42 AVSS
•	10-Bit Resolution	D2 [
•	Maximum Conversion Rate 20 MSPS	D3 [D4 [17 18	
	(MIN)	D4 [DVSS [39 AVSS 38 VRB-IN
•	Differential Nonlinearity 0.75 LSB (TYP)		20	37 VRB-IN
	Analog Input Voltage Range of 2 Vp-p	DVDD [D5 [-	36 VRT-IN
		D5 [D6 [35 VRT-IN
•	3.3 V CMOS Digital Interface	D7 [-	34 AVSS
۸nn	lications	D8 [33 AVDD
App	lications	D9 [32 AVDD
٠	PC Camera	RESET	d	31 AD-STBY
•	Digital Camera	DVSS [27	30 0E
•	Camcorder	AVDD [28	29 CLK
		-		

CCD Scanner

description

The TLC976 is a multichip module (MCM) subsystem designed for interfacing Charge-Coupled Device (CCD) in camcorder and digital camera systems. The TLC976 includes correlated double sampler (CDS), automatic gain control (AGC), black level clamp circuit, 10 bit, 20 MSPS analog-to-digital converter (ADC), and internal reference voltage generator for ADC.

The CDS/AGC can be connected directly to the ADC input or a separate signal can be connected directly to the ADC input. A power-down mode is provided.

Assembled using the MCM process, the TLC976 provides isolation between the noisy digital domain and the noise sensitive analog signals. The CDS/PGA, black level clamps are on one die and the ADC is on a separate die. The separate dies significantly reduce the substrate noise to the analog section.

The TLC976 comes in a 56-pin TSSOP package with 0,50 mm pin pitch. This is about 25% smaller than using two separate 32-pin quad flat packs (QFP).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SLAS193 - OCTOBER 1998

functional block diagram





SLAS193 - OCTOBER 1998

Terminal Functions

TERMINAL I/O DESCRIPTION							
NAME NO.		1/0	DESCRIPTION				
AD-STBY	31	1	ADC standby mode L level in operation H level in standby mode				
AGCCLP	49	1	GC clamp capacitor (connect 0.1 μF to GND)				
AGCGAIN	51	1	AGC gain control				
A-SUB	11, 45		Analog GND				
AVDD	28, 32, 33		ADC analog power supply				
AVSS	34, 39, 42, 43		Analog GND for ADC				
BLK-PULSE	3	I	DRIVE-OUT terminal is clamped to 1.66 V internally when BLK-PULSE = L.				
CDS-STBY	8	I	CDS/AGC standby mode control L level in operation H level in standby mode				
CLK	29	Ι	CLK input for ADC				
CLP2	54	I	CCD signal clamp control input				
D0D9	14–18, 21–25	0	Digital data output, D0 (pin 14): LSB, D9 (pin 25): MSB				
DATA-IN	53	1	CCD signal input				
DRIVE-OUT	6	0	CDS/AGC output				
D-SUB	12, 40		Analog GND				
DVDD	20, 44		ADC digital power supply				
DVSS	13, 19, 27		Digital GND for ADC				
GND1	2	1	CDS/AGC analog GND				
GND2	47		CDS/AGC analog GND				
GND3	7		GND for CDS output circuit				
OBCLP	50	1	Control input for clamping optical black level after AGC				
ŌE	30	I	ADC output enable L level in operation H level in Hi-Z				
OFFSET	4	I	CDS/AGC output offset control: DRIVE-OUT offset DC voltage at OFFSET pin DRIVE-OUT offset 0 V -450 mV 0.5 V -280 mV 3 V 550 mV				
PIN	52	Ι	CCD signal input				
RESET	26	I	Reset for calibration circuit. Restart of startup calibration.				
SHV	1	I	CCD signal level sample clock input				
SH-PULSE	48	Ι	Sample and hold pulse input				
SHR	56	I	CCD reset level sample clock input				
VCC1	55		CDS/AGC analog power supply				
VCC2	46		CDS/AGC analog power supply				
VCC3	5		CDS/AGC analog power supply				
VIN	41	Ι	ADC analog signal input				
VRB-OUT	9	0	ADC bottom reference voltage output (1.5 V typ)				
VRB-IN	37, 38	Ι	Connect to VRB-OUT				
VRT-OUT	10	0	ADC top reference voltage output (3.5 V typ)				
VRT-IN	35, 36	Ι	Connect to VRT-OUT				



SLAS193 - OCTOBER 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Analog supply voltage, VCC1, VCC2, VCC3, AVDD (see Note 1)	0.4 V to 7 V
Digital supply voltage, DVDD (see Note 1)	0.4 V to 7 V
Analog input voltage range, V _I 0.4 V to AV	′CC1, 2,3 + 0.5 V
Continuous total power dissipation (see Note 2)	1344 mW
Storage temperature range, T _{stg} Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	. −65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to GND.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 10.75 mW/°C.

recommended operating conditions

				MIN	NOM	MAX	UNIT
Analog supply voltage, VCC1, VC	C2, VCC3,	AVDD		4.75	5	5.25	V
ADC digital output supply voltage, DVDD				3	3.3	3.6	V
Difference, AGND to DGND						100	mV
High-level input voltage				2			V
Low-level input voltage	Low-level input voltage					0.8	V
ADC analog input voltage full scal	le range		2				V
ADC CLK pulse width	High	level		25			20
ADC CER puise width	Low	level		25			ns
Operating temperature				0		70	°C

electrical characteristics over recommended operating junction temperature range, AVCC = VCC1-3 = 4.75 V, DVDD = 3.3 V, VRT = 3.5 V, VRB = 1.5 V, Fs = 20 MSPS, $T_A = 25^{\circ}C$ (unless otherwise noted)

total device

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
		AGCGAIN = 0 V, STBY = 0 V	VRT = VRB = Open,		30	38	mA
ADC supply current	Digital supply				3	6	mA
ADC supply current	Analog supply	NTSC ramp input		32	35	ША	
CDS/AGC standby current		CDS-STBY = High			5.6	11	mA
ADC standby current		AD-STBY = HIGH, (VIN = VRT-IN = VRE	CDS STBY = HIGH, 3-IN = Hi-Z)		0.5	1	mA



electrical characteristics over recommended operating junction temperature range, AVCC = VCC1-3 = 4.75 V, DVDD = 3.3 V, VRT = 3.5 V, VRB = 1.5 V, Fs = 20 MSPS, T_A = 25°C (unless otherwise noted) (continued)

CDS input/AGC

PARAMETER	PARAMETER			TYP	MAX	UNIT
Input signal clamp voltage				2.7		V
Input ourrept for SHP_SHV_CLP2	High input	VIN = 3 V			1	А
Input current for SHR, SHV, CLP2	Low input	VIN = 0 V			-1	μΑ
AGC gain	Minimum	AGCGAIN = 0 V		5	7	dB
AGC gain	Maximum	AGCGAIN = 3 V	34	37	39	uБ
High-level input current, OBCLP, BLK	High-level input current, OBCLP, BLK pulse				1	μΑ
Low-level input current, OBCLP, BLK				-1	μΑ	
CDS input clock frequency				20		MHz

driver output

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Output offset voltage	High	OFFSET = 3 V		0.55	0.65	V
Output onset voltage	Low	OFFSET = 0 V	-0.35	-0.45		V
Internal black level			1.36	1.66	1.96	V
Nominal signal voltage at DRIVE-OUT			2		Vp-р	

reference voltage

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VRT output voltage	300 Ω. AVDD = VCC1-3 = 4.75 V	3.47	3.50	3.53	V
VRB output voltage	$300 \Omega_2, AVDD = VCC I - 3 = 4.75 V$	1.45	1.50	1.55	V



SLAS193 – OCTOBER 1998

electrical characteristics over recommended operating junction temperature range, AVCC = VCC1–3 = 4.75 V, DVDD = 3.3 V, VRT = 3.5 V, VRB = 1.5 V, Fs = 20 MSPS, $T_A = 25^{\circ}C$ (unless otherwise noted) (continued)

A/D converter

PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNIT
Integral non-linearity	Fs = 20 MSPS,	VIN = 1.8 V - 3.8 V		±1.5	±2.5	LSB
Differential non-linearity				±0.75	±1.25	LSB
Analog input capacitance				10		pF
Reference voltage output current				6.5		mA
Reference voltage output impedance	(VRT IN – VRB IN)			300		Ω
Zero scale offset error				20		mV
Full scale offset error				20		mV
High-level input current	DVDD = MAX,	VIH = DVDD			10	μA
Low-level input current	DVDD = MAX,	$V_{IL} = 0 V$			10	μA
High-level output current	OE = GND, V _{OH} = DVDD - 0.5 V	DVDD = MIN,		3		mA
Low-level output current	OE = GND, V _{OL} = 0.4 V	DVDD = MIN,		5		mA
High-level output voltage	DVDD = 3 V - 5.25 V,	I _{OH} = 2 mA	VDD- 0.7V			V
Low-level output voltage	DVDD = 3 V - 5.25 V,	I _{OL} = 1 mA			0.8	V
High-level output leakage current	OE = DVDD, V _{OH} = DVDD	DVDD = MAX,			1	μA
Low-level output leakage current	OE = DVDD, V _{OL} = 0 V	DVDD = MIN,			1	μA
Automotio starting calibration walts as	DVDD-DGND			2.5		V
Automatic starting calibration voltage	VRT–VRB			1		v

A/D converter operating characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Sampling rate	$V_{IN} = 1.8 V - 3.8 V$, Fin = 1 kHz ramp	0.5		20	MSPS
Analog input bandwidth (-3 dB)			10		MHz
Data output, propagation delay	C _L = 20 pF	15		ns	
Differential gain			1%		
Differential phase	NTSC 40 IRE mod ramp, FS = 14.3 MSPS		0.3		Degree
Sampling delay time			5		ns
Signal to noise ratio	Fin = 1 MHz		55		dB







Figure 2. OFFSET IN Terminal Input/Output Characteristics














DVDD

NOTE A: A-SUB and D-SUB should be connected to Analog GND.

Figure 4. Typical Connection Diagram

Table 1	١.	Standby,	Output	Enable
---------	----	----------	--------	--------

PIN	PIN NAME	FUNCTION	OPERATION	STAND-BY OR DISABLE
8	CDS-STBY	Standby mode for CDS/AGC	L	Н
31	AD-STBY	Standby mode for AD converter	L	Н
30	OE	AD output	L	Н








Figure 5. Typical Application



PRINCIPLES OF OPERATION

CDS/AGC signal processor

The output from the CCD sensor is first fed to a correlated double sampler (CDS). The CCD signal is sampled and held during both the reset reference interval and the video signal interval. By subtracting two resulting voltage levels, the CDS removes low frequency noise from the output of the CCD sensor. Two sample/hold control pulses (SHR and SHV) are required to perform the CDS function.

The CCD output is capacitively coupled to the TLC976. The AC coupling capacitor is clamped to establish proper dc bias during the dummy pixel interval by the CLP2 input. The bias at the input to the TLC976 is set to 2.7 V at V_{CC} = 4.75 V. Normally, the CLP2 is applied at the sensor's line rate.

The signal is sent to AGC after the CDS function is complete. The AGC gain can be adjusted from 5 dB to 39 dB by applying variable dc voltage from 0 V to 3 V at the AGCGAIN terminal.

A low-pass filter is installed at the AGC output to improve signal-to-noise ratio. After its output settles, it is sampled and held by the SH-PULSE input for digitization. The SH-PULSE should synchronize with the ADC clock.

The basic black level reference is established by clamping the AGC output to 1.66 V internally by the OBCLP input during the optical black pixel period. A capacitor of 0.1 μ F should be connected to the AGCCLP pin.

To prevent the black level from falling below the basic black level (1.66 V) during the blanking period, the AGC output level is kept at 1.66 V by the BLK PULSE input. It is recommended that the BLK PULSE be kept low during the entire blanking period.

The DRV block drives the ADC and adjusts the signal offset at the DRIVE OUT output. The offset can be adjusted from –450 mV to 550 mV by applying control voltage on the OFFSET pin.

The VRT (3.5 V) and VRB (1.5 V) outputs provide voltage references for the ADC. They should be connected to the VRT-IN and VRB-IN input pins externally.

analog-to-digital converter (ADC)

The A/DC in the TLC976 performs high-speed analog-to-digital conversion with 10-bit resolution using semi-flash technique. The latency of the data output valid is 2.5 clocks.

INPUT VOLTAGE	STEPS	DIGITAL OUTPUT CODE
		MSB LSB
VRT	0	111111111
•	•	•
•	•	•
•	•	•
•	•	•
•	511	100000000
•	512	011111111
•	•	•
•	•	•
•	•	•
•	•	•
VRB	1023	000000000

Table 2. ADC Output Code






Figure 6. ADC Operation Sequence



PRINCIPLES OF OPERATION

ADC internal calibration

start-up calibration at power up


After power is turned on, the start-up calibration starts under the following conditions:

- 1. The voltage between VRT and VRB is over 1 V when the voltage between AVDD and AVSS is over 2.5 V.
- 2. The voltage between DVDD and DVSS is over 2.5 V.
- 3. The RESET terminal (pin 26) is high.
- 4. The AD-STBY terminal (pin 31) is low.

The calibration sequence starts after condition 2 is met (see Figure 7). The following equation calculates the time required for the start-up calibration after the above conditions are met.

Start-up calibration time = main clock pulse period \times 16 \times 16384

For example, if the main clock frequency is 15 MHz, the time required for startup calibration is 17.5 ms.









SLAS193 - OCTOBER 1998

PRINCIPLES OF OPERATION

start-up calibration using RESET terminal

If start-up characteristics are not stable, the start-up calibration can be performed using the AD-STBY terminal (pin 31) or the RESET terminal (pin 26). Start-up calibration can be initiated properly by connecting RC components to the RESET pin as shown in Figure 8. The RC components delay the start-up until the supply voltage stablizes.





Figure 8. Start-Up Calibration Using RESET Terminal



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**)



NOTES: B. All linear dimensions are in millimeters.

C. This drawing is subject to change without notice.

D. Body dimensions do not include mold protrusion not to exceed 0,15.

E. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated