TLV2354, TLV2354Y
LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

- **Wide Range of Supply Voltages 2 V to 8 V**
- **Fully Characterized at 3 V and 5 V**
- **Very-Low Supply-Current Drain 240 μA Typ at 3 V**
- **Common-Mode Input Voltage Range Includes Ground**
- **High Input Impedance . . . 10^{12} Ω Typ**

- **Fast Response Time . . . 200 ns Typ for TTL-Level Input Step**
- **Extremely Low Input Bias Current 5 pA Typ**
- **Output Compatible With TTL, MOS, and CMOS**
- **Built-In ESD Protection**

description

The TLV2354 consists of four independent, low-power comparators specifically designed for single power-supply applications and to operate with power-supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 240 μA.

symbol (each comparator)

The TLV2354 is designed using the Texas Instruments LinCMOS™ technology and, therefore, features an extremely high input impedance (typically greater than 10^{12} Ω), which allows direct interfacing with high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2354I is fully characterized for operation from – 40°C to 85°C. The TLV2354M is fully characterized for operation from – 55°C to 125°C.

The TLV2354 has internal electrostatic-discharge (ESD)-protection circuits and has been classified with a 2000-V ESD rating tested under MIL-PRF-38535. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

AVAILABLE OPTIONS

T_A	V_{IO}max at 25°C	PACKAGED DEVICES						CHIP FORM (Y)
		SMALL OUTLINE (D)†	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)‡	CERAMIC FLATPACK (W)	
−40°C to 85°C	5 mV	TLV2354ID	—	—	TLV2354IN	TLV2354IPWLE	—	TLV2354Y
−55°C to 125°C	5 mV	—	TLV2354MFK	TLV2354MJ	—	—	TLV2354MW	

† The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLV2352IDR).

‡ The PW packages are only available left-ended taped and reeled (e.g., TLV2354IPWLE).

These devices have limited built-in protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LINCMOS is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

TLV2354I
D OR N PACKAGE
(TOP VIEW)

1OUT	1	14	3OUT
2OUT	2	13	4OUT
V_{DD+}	3	12	V_{DD-}/GND
2IN–	4	11	4IN+
2IN+	5	10	4IN–
1IN–	6	9	3IN+
1IN+	7	8	3IN–

TLV2354I
PW PACKAGE
(TOP VIEW)

1OUT	1	14	3OUT
2OUT	2	13	4OUT
V_{DD+}	3	12	V_{DD-}/GND
2IN–	4	11	4IN+
2IN+	5	10	4IN–
1IN–	6	9	3IN+
1IN+	7	8	3IN–

TLV2354M
J OR W PACKAGE
(TOP VIEW)

1OUT	1	14	3OUT
2OUT	2	13	4OUT
V_{DD+}	3	12	V_{DD-}/GND
2IN–	4	11	4IN+
2IN+	5	10	4IN–
1IN–	6	9	3IN+
1IN+	7	8	3IN–

TLV2354AM, TLV2354M
FK PACKAGE
(TOP VIEW)

	2OUT	1OUT	NC	3OUT	4OUT	
	3	2	1	20	19	
V_{DD+}	4				18	V_{DD-}\GND
NC	5				17	NC
2IN–	6				16	4IN+
NC	7				15	NC
2IN+	8				14	4IN–
	9	10	11	12	13	
	1IN–	1IN+	NC	3IN–	3IN+	

NC – No internal connection

equivalent schematic

OUT

IN –

IN +

Common to All Channels

V_DD

GND

TLV2354Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2354. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS

CHIP THICKNESS: 15 MILS TYPICAL

BONDING PADS: 4 × 4 MILS MINIMUM

T$_J$max = 150°C

TOLERANCES ARE ±10%.

ALL DIMENSIONS ARE IN MILS.

PIN (11) INTERNALLY CONNECTED TO BACKSIDE OF CHIP.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V$_{DD}$ (see Note 1) . . . . 8 V
Differential input voltage, V$_{ID}$ (see Note 2) . . . . ±8 V
Input voltage range, V$_I$ . . . . −0.3 to 8 V
Output voltage, V$_O$ . . . . 8 V
Input current, I$_I$ . . . . ±5 mA
Output current, I$_O$ . . . . 20 mA
Duration of output short-circuit current to GND (see Note 3) . . . . unlimited
Continuous total power dissipation . . . . See Dissipation Rating Table
Operating free-air temperature range, T$_A$: TLV2354I . . . . −40°C to 85°C
TLV2354M . . . . −55°C to 125°C
Storage temperature range . . . . −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: FK, J, or W package . . . . 300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
  2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  3. Short circuits from outputs to V$_{DD}$ can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25°C$ POWER RATING	DERATING FACTOR	$T_A = 85°C$ POWER RATING	$T_A = 125°C$ POWER RATING
D	950 mW	7.6 mW/°C	494 mW	—
FK	1375 mW	11.0 mW/°C	715 mW	275 mW
J	1375 mW	11.0 mW/°C	715 mW	275 mW
N	1150 mW	9.2 mW/°C	598 mW	—
PW	700 mW	5.6 mW/°C	364 mW	—
W	700 mW	5.5 mW/°C	370 mW	150 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V_{DD}		2	8	V
Common-mode input voltage, V_{IC}	V_{DD} = 3 V	0	1.75	V
	V_{DD} = 5 V	0	3.75	
Operating free-air temperature, T_A	TLV2354I	−40	85	°C
	TLV2354M	−55	125	

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics at specified free-air temperature†

PARAMETER		TEST CONDITIONS	T_A‡	TLV2354I V_{DD} = 3 V			TLV2354I V_{DD} = 5 V			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO}	Input offset voltage	V_{IC} = V_{ICR}min, See Note 4	25°C		1	5		1	5	mV
			Full range			7			7	
I_{IO}	Input offset current		25°C		1			1		pA
			85°C			1			1	nA
I_{IB}	Input bias current		25°C		5			5		pA
			85°C			2			2	nA
V_{ICR}	Common-mode input voltage range		25°C	0 to 2			0 to 4			V
			Full range	0 to 1.75			0 to 3.75			
I_{OH}	High-level output current	V_{ID} = 1 V	25°C		0.1			0.1		nA
			Full range			1			1	µA
V_{OL}	Low-level output voltage	V_{ID} = − 1 V, I_{OL} = 2 mA	25°C		115	300		150	400	mA
			Full range			600			700	
I_{OL}	Low-level output current	V_{ID} = − 1 V, V_{OL} = 1.5 V	25°C	6	16		6	16		mA
I_{DD}	Supply current	V_{ID} = 1 V, No load	25°C		240	500		290	600	µA
			Full range			700			800	

† All characteristics are measured with zero common-mode input voltage unless otherwise noted.
‡ Full range is −40°C to 85°C. IMPORTANT: See Parameter Measurement Information.
NOTE 4:   The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, V_{DD} = 3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS			TLV2354I			UNIT
				MIN	TYP	MAX	
Response time	R_L = 5.1 kΩ, C_L = 15 pF§, See Note 5		100-mV input step with 5-mV overdrive		640		ns

§ C_L includes probe and jig capacitance.
NOTE 5:   The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or when the output crosses V_O = 1.4 with V_{DD} = 5 V.

switching characteristics, V_{DD} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS			TLV2354I			UNIT
				MIN	TYP	MAX	
Response time	R_L = 5.1 kΩ, C_L = 15 pF§, See Note 5		100-mV input step with 5-mV overdrive		650		ns
			TTL-level input step		200		

§ C_L includes probe and jig capacitance.
NOTE 5:   The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or when the output crosses V_O = 1.4 with V_{DD} = 5 V.

TEXAS
INSTRUMENTS

electrical characteristics at specified free-air temperature†

PARAMETER		TEST CONDITIONS	T_A‡	TLV2354M						UNIT
				V_{DD} = 3 V			V_{DD} = 5 V			
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO}	Input offset voltage	V_{IC} = V_{ICR}min, See Note 4	25°C		1	5		1	5	mV
			Full range			10			10	
I_{IO}	Input offset current		25°C		1			1		pA
			125°C			10			10	nA
I_{IB}	Input bias current		25°C		5			5		pA
			125°C			20			20	nA
V_{ICR}	Common-mode input voltage range		25°C	0 to 2			0 to 4			V
			Full range	0 to 1.75			0 to 3.75			
I_{OH}	High-level output current	V_{ID} = 1 V	25°C		0.1			0.1		nA
			Full range			1			1	µA
V_{OL}	Low-level output voltage	V_{ID} = – 1 V, I_{OL} = 2 mA	25°C		115	300		150	400	mA
			Full range			600			700	
I_{OL}	Low-level output current	V_{ID} = – 1 V, V_{OL} = 1.5 V	25°C	6	16		6	16		mA
I_{DD}	Supply current	V_{ID} = 1 V, No load	25°C		240	500		290	600	µA
			Full range			700			800	

† All characteristics are measured with zero common-mode input voltage unless otherwise noted.
‡ Full range is –55°C to 125°C. IMPORTANT: See Parameter Measurement Information.
NOTE 4:   The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, V_{DD} = 3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS		TLV2354M			UNIT
			MIN	TYP	MAX	
Response time	R_L = 5.1 kΩ, C_L = 100 pF§, See Note 5	100-mV input step with 5-mV overdrive			1400	ns

§ C_L includes probe and jig capacitance.
NOTE 5:   The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or when the output crosses V_O = 1.4 with V_{DD} = 5 V.

switching characteristics, V_{DD} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS		TLV2354M			UNIT
			MIN	TYP	MAX	
Response time	R_L = 5.1 kΩ, C_L = 100 pF§, See Note 5	100-mV input step with 5-mV overdrive			1300	ns
		TTL-level input step			900	

§ C_L includes probe and jig capacitance.
NOTE 5:   The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or when the output crosses V_O = 1.4 with V_{DD} = 5 V.

TEXAS
INSTRUMENTS

electrical characteristics at specified free-air temperature, T_A = 25°C†

PARAMETER		TEST CONDITIONS		TLV2354Y						UNIT
				V_{DD} = 3 V			V_{DD} = 5 V			
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO}	Input offset voltage	V_{IC} = V_{ICR}min,	See Note 4		1	5		1	5	mV
I_{IO}	Input offset current				1			1		pA
I_{IB}	Input bias current				5			5		pA
V_{ICR}	Common-mode input voltage range			0 to 2			0 to 4			V
I_{OH}	High-level output current	V_{ID} = 1 V			0.1			0.1		nA
V_{OL}	Low-level output voltage	V_{ID} = − 1 V,	I_{OL} = 2 mA		115	300		150	400	mV
I_{OL}	Low-level output current	V_{ID} = − 1 V,	V_{OL} = 1.5 V	6	16		6	16		mA
I_{DD}	Supply current	V_{ID} = 1 V,	No load		240	500		290	600	µA

† All characteristics are measured with zero common-mode input voltage unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS

LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT

Figure 1

SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE

Figure 2

COMMON-MODE INPUT VOLTAGE RANGE
vs
FREE-AIR TEMPERATURE

Figure 3

OUTPUT FALL TIME
vs
CAPACITIVE LOAD

Figure 4

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

**HIGH-TO-LOW-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS OVERDRIVE VOLTAGES**

Figure 5

**HIGH-TO-LOW-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS CAPACITIVE LOADS**

Figure 6

**LOW-TO-HIGH-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS OVERDRIVE VOLTAGES**

Figure 7

**LOW-TO-HIGH-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS CAPACITIVE LOADS**

Figure 8

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLV2354 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 9(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 9(b) for the V_{ICR} test rather than changing the input voltages to provide greater accuracy.


(a) V_{IO} WITH V_{IC} = 0   (b) V_{IO} WITH V_{IC} = 4 V

Figure 9. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes states.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

Figure 10 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage dividers R9 and R10 provide a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.


Figure 10. Circuit for Input Offset Voltage Measurement

TLV2354, TLV2354Y
LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses $V_O = 1$ V with $V_{DD} = 3$ V or when the output crosses $V_O = 1.4$ V with $V_{DD} = 5$ V. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation-delay-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example a 105-mV or 5-mV overdrive, causes the output to change state.

TEST CIRCUIT

VOLTAGE WAVEFORMS

NOTE A: C_L includes probe and jig capacitance.

Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms

MECHANICAL INFORMATION

D (R-PDSO-G)**   **PLASTIC SMALL-OUTLINE PACKAGE**

14 PIN SHOWN

PINS ** DIM	8	14	16
A MAX	0.197 (5,00)	0.344 (8,75)	0.394 (10,00)
A MIN	0.189 (4,80)	0.337 (8,55)	0.386 (9,80)

4040047/B 03/95

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
D. Four center pins are connected to die mount pad.
E. Falls within JEDEC MS-012

MECHANICAL INFORMATION

FK (S-CQCC-N)**   **LEADLESS CERAMIC CHIP CARRIER**

28 TERMINAL SHOWN

NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.740 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)

4040140 / C 11/95

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

MECHANICAL INFORMATION

J (R-GDIP-T)**   **CERAMIC DUAL-IN-LINE PACKAGE**

14 PIN SHOWN

PINS ** DIM	14	16	18	20	22
A MAX	0.310 (7,87)	0.310 (7,87)	0.310 (7,87)	0.310 (7,87)	0.410 (10,41)
A MIN	0.290 (7,37)	0.290 (7,37)	0.290 (7,37)	0.290 (7,37)	0.390 (9,91)
B MAX	0.785 (19,94)	0.785 (19,94)	0.910 (23,10)	0.975 (24,77)	1.100 (28,00)
B MIN	0.755 (19,18)	0.755 (19,18)	——	0.930 (23,62)	——
C MAX	0.280 (7,11)	0.300 (7,62)	0.300 (7,62)	0.300 (7,62)	0.388 (9,65)
C MIN	0.245 (6,22)	0.245 (6,22)	0.245 (6,22)	0.245 (6,22)	——

4040083 / B 04/95

NOTES: A. All linear dimensions are in inches (millimeters).
   B. This drawing is subject to change without notice.
   C. This package can be hermetically sealed with a ceramic lid using glass frit.
   D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
   E. Falls within MIL-STD-1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, GDIP1-T20, and GDIP1-T22

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

MECHANICAL INFORMATION

N (R-PDIP-T)**   PLASTIC DUAL-IN-LINE PACKAGE**

16 PIN SHOWN

DIM \ PINS **	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23.37)	0.975 (24,77)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21.59)	0.940 (23,88)

A

16   9

0.260 (6,60)
0.240 (6,10)

1   8

0.070 (1,78) MAX

0.035 (0,89) MAX   0.020 (0,51) MIN

0.310 (7,87)
0.290 (7,37)

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

0.021 (0,53)
0.015 (0,38)   ⊕ 0.010 (0,25) Ⓜ

0.010 (0,25) NOM

0°–15°

14/18 PIN ONLY

4040049/C 08/95

NOTES: A. All linear dimensions are in inches (millimeters).
        B. This drawing is subject to change without notice.
        C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)

![Texas Instruments logo]
TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

MECHANICAL INFORMATION

PW (R-PDSO-G)** **PLASTIC SMALL-OUTLINE PACKAGE**

14 PIN SHOWN

PINS ** DIM	8	14	16	20	24	28
A MAX	3,10	5,10	5,10	6,60	7,90	9,80
A MIN	2,90	4,90	4,90	6,40	7,70	9,60

4040064 / D 10/95

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

MECHANICAL INFORMATION

W (R-GDFP-F14)   **CERAMIC DUAL FLATPACK**

Base and Seating Plane

0.260 (6,60) / 0.235 (5,97)

0.007 (0,18) / 0.004 (0,10)

0.045 (1,14) / 0.026 (0,66)

0.080 (2,03) / 0.045 (1,14)

0.360 (9,14) / 0.240 (6,10)

0.280 (7,11) / 0.255 (6,48)

0.360 (9,14) / 0.240 (6,10)

0.019 (0,48) / 0.015 (0,38)

1

14

0.050 (1,27)

0.390 (9,91) / 0.335 (8,51)

0.025 (0,64) / 0.015 (0,38)

7

8

1.000 (25,40) / 0.735 (18,67)

4040180-2/ B 03/95

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.