SLDS004B - MARCH 1983 - REVISED MAY 1990

- Each Device Drives 32 Lines
- 60-V Output Voltage Swing Capability
- 25-mA Output Source Current Capability
- High-Speed Serially Shifted Data Input
- Latches on All Driver Outputs

#### description

The SN65518 and SN75518 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display.

Each device consists of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-to-high transition of CLOCK. While LATCH ENABLE is high, parallel data is transferred to the output buffers through a 32-bit latch. Data present in the latch during the high-to-low transition of LATCH ENABLE is latched. When STROBE is low, all Q outputs are enabled. When STROBE is high, all Q outputs are low.

Serial data output from the shift register may be used to cascade additional devices. This output is not affected by LATCH ENABLE or STROBE.

The SN65518 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The SN75518 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

| N PACKAGE<br>(TOP VIEW)  |   |   |  |  |  |  |  |
|--|---|---|--|--|--|--|--|
| V <sub>CC2</sub><br>SERIAL OUT<br>Q32<br>Q31<br>Q30<br>Q29<br>Q28<br>Q27<br>Q26<br>Q25<br>Q24<br>Q22<br>Q21<br>Q21<br>Q20<br>Q19<br>Q19<br>Q18<br>Q17<br>STROBE<br>GND | 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19<br>20 | 40 V <sub>CC1</sub><br>39 DATA IN<br>38 Q1<br>37 Q2<br>36 Q3<br>35 Q4<br>34 Q5<br>33 Q6<br>32 Q7<br>31 Q8<br>30 Q9<br>29 Q10<br>28 Q11<br>27 Q12<br>26 Q13<br>25 Q14<br>24 Q15<br>23 Q16<br>22 LATCH ENABLE<br>21 CLOCK |  |  |  |  |  |
|  |   | CKAGE   |  |  |  |  |  |
|  | (тор v<br>5   | /IEW)   |  |  |  |  |  |
| Q29 7<br>Q27 9   | 5 SERIAL O<br>VCC2  | Z<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5<br>5  |  |  |  |  |  |
| Q26 ] 10<br>Q25 ] 11<br>Q25 ] 11<br>Q24 ] 12<br>Q23 ] 13<br>Q22 ] 14<br>Q21 ] 15<br>Q20 ] 16<br>Q19 ] 17<br>   | 22 23   | 37 U 40<br>36 [ Q7<br>35 [ Q8<br>34 [ Q9<br>33 [ Q10<br>32 [ Q11<br>31 [ Q12<br>30 [ Q13<br>29 [ NC<br>3 24 25 26 27 28   |  |  |  |  |  |
| AC<br>A18<br>A17<br>BE<br>STROBE   | GND CLOCK   | LATCH ENABLE<br>Q16<br>Q15<br>NC<br>NC  |  |  |  |  |  |

NC - No internal connection

+BIDFET – Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip. This is a patented process.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1990, Texas Instruments Incorporated


SLDS004B - MARCH 1983 - REVISED MAY 1990

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.

#### logic diagram (positive logic)





SLDS004B - MARCH 1983 - REVISED MAY 1990


| FUNCTION TABLE |                |                 |                 |  |  |        |                                      |  |  |
|----------------|----------------|-----------------|-----------------|--|--|--------|--------------------------------------|--|--|
|                | CONTROL INPUTS |                 | SHIFT REGISTERS | LATCHES                                  | OUTPUTS                                    |        |                                      |  |  |
| FUNCTION       | CLOCK          | LATCH<br>ENABLE |                 | R1 THRU R32                              | LC1 THRU LC32                              | SERIAL | Q1 THRU Q32                          |  |  |
| Load           | ↑<br>No ↑      | X<br>X          | X<br>X          | Load and shift <sup>†</sup><br>No change | Determined by<br>LATCH ENABLE <sup>‡</sup> | R32    | Determined by STROBE                 |  |  |
| Latch          | X<br>X         | L<br>H          | X<br>X          | As determined above                      | Stored data<br>New data                    | R32    | Determined by STROBE                 |  |  |
| Strobe         | X<br>X         | X<br>X          | H<br>L          | As determined above                      | Determined by<br>LATCH ENABLE <sup>‡</sup> | R32    | All L<br>LC1 thru LC32, respectively |  |  |

 $H = high \ level, \quad L = low \ level, \quad X = irrelevant, \quad \uparrow = low-to-high-level \ transition.$ 

<sup>†</sup> R32 and the serial output take on the state of R31, R31 takes on the state of R30, ... R2 takes on the state of R1, and R1 takes on the state of the data input.

<sup>+</sup> New data enter the latches while LATCH ENABLE is high. These data are stored while LATCH ENABLE is low.


#### typical operating sequence





SLDS004B - MARCH 1983 - REVISED MAY 1990

#### schematic of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V <sub>CC1</sub> (see Note 1)<br>Supply voltage, V <sub>CC2</sub><br>Input voltage, V <sub>I</sub> |         |                              |
|--|---------|------------------------------|
| Continuous total power dissipation   |         | See Dissipation Rating Table |
| Operating free-air temperature range, T <sub>A</sub> :   | SN65518 | –40°C to 85°C                |
|  | SN75518 | 0°C to 70°C                  |
| Storage temperature range, T <sub>stg</sub>  |         | –65°C to 150°C               |
| Case temperature for 10 seconds: FN pac  | kage    |                              |
| Lead temperature 1,6 mm (1/16 inch) from   |         |                              |
|  |         |                              |

NOTE 1: Voltage values are with respect to network ground terminal.

#### DISSIPATION RATING TABLE

| PACKAGE | T <sub>A</sub> ≤ 25°C<br>POWER RATING | DERATING FACTOR<br>ABOVE T <sub>A</sub> = 25°C | T <sub>A</sub> = 70°C<br>POWER RATING | T <sub>A</sub> = 85°C<br>POWER RATING |
|---------|---------------------------------------|--|---------------------------------------|---------------------------------------|
| FN      | 1700 mW                               | 13.6 mW/°C                                     | 1088 mW                               | 884 mW                                |
| N       | 1250 mW                               | 10.0 mW/°C                                     | 800 mW                                | 650 mW                                |



SLDS004B - MARCH 1983 - REVISED MAY 1990

## recommended operating conditions, $T_A = 25^{\circ}C$ (unless otherwise noted)

|   |                                 | MIN  | MAX | UNIT |  |
|---|---------------------------------|------|-----|------|--|
| Supply voltage, V <sub>CC1</sub>                                |                                 | 4.5  | 15  | V    |  |
| Supply voltage, V <sub>CC2</sub>                                |                                 | 0    | 60  | V    |  |
| High-level input voltage, $V_{IH}$ (see Figure 1)               | V <sub>CC1</sub> = 4.5 V        | 3.5  |     | V    |  |
|   | V <sub>CC1</sub> = 15 V         | 12   |     | v    |  |
| Low-level input voltage, $V_{IL}$ (see Figure 1)                |                                 | -0.3 | 0.8 | V    |  |
| High-level output current, IOH                                  |                                 |      | -25 | mA   |  |
| Low-level output current, IOL                                   |                                 |      | 2   | mA   |  |
| Clock frequency, f <sub>clock</sub> (see Figure 2)              | V <sub>CC1</sub> = 10 V to 15 V | 0    | 5   | MHz  |  |
|   | V <sub>CC1</sub> = 4.5 V        | 0    | 1   |      |  |
|   | V <sub>CC1</sub> = 10 V to 15 V | 100  |     |      |  |
| Pulse duration, CLOCK high, $t_{W}(CKH)$                        | V <sub>CC1</sub> = 4.5 V        | 500  |     | ns   |  |
| Rules duration CLOCK low to control                             | V <sub>CC1</sub> = 10 V to 15 V | 100  |     | ns   |  |
| Pulse duration, CLOCK low, $t_{W}(CKL)$                         | V <sub>CC1</sub> = 4.5 V        | 500  |     |      |  |
| Setup time, DATA IN before CLOCK <sup>↑</sup> , t <sub>SU</sub> | V <sub>CC1</sub> = 10 V to 15 V | 75   |     |      |  |
| Setup time, DATA IN before CLOCKT, Isu                          | V <sub>CC1</sub> = 4.5 V        | 150  |     | ns   |  |
| Hold time, DATA IN after CLOCK $\uparrow, t_h$                  | V <sub>CC1</sub> = 10 V to 15 V | 75   |     |      |  |
|   | V <sub>CC1</sub> = 4.5 V        | 150  |     | ns   |  |
|   | SN65518                         | -40  | 85  | °C   |  |
| Operating free-air temperature, T <sub>A</sub>                  | SN75518                         | 0    | 70  |      |  |

# electrical characteristics over recommended ranges of operating free-air temperature and $V_{CC1}$ , $V_{CC2} = 60 V$ (unless otherwise noted)

|                 | PARAMETER                 |            | TEST                     | CONDITIONS                | MIN  | TYP <sup>†</sup> | MAX  | UNIT |
|-----------------|---------------------------|------------|--------------------------|---------------------------|------|------------------|------|------|
| VIK             | Input clamp voltage       |            | lı = –12 mA              |                           |      |                  | -1.5 | V    |
| Vou             |                           | Q outputs  | I <sub>OH</sub> = -25 mA |                           | 57.5 | 58               |      | v    |
| VOH             | High-level output voltage | SERIAL OUT | $V_{CC1} = 5 V,$         | I <sub>OH</sub> = – 20 μA | 4.5  | 4.9              | 5    | v    |
| Val             | Low-level output voltage  | Q outputs  | I <sub>OL</sub> = 1 mA   |                           |      |                  | 5    | V    |
| VOL             | Low-level output voltage  | SERIAL OUT | I <sub>OL</sub> = 20 μA  |                           |      | 0.06             | 0.8  | v    |
| IIH             | High-level input current  |            | V <sub>CC1</sub> = 15 V, | V <sub>I</sub> = 15 V     |      | 0.1              | 1    | μA   |
| ١ <sub>IL</sub> | Low-level input current   |            | V <sub>CC1</sub> = 15 V, | $V_{I} = 0 V$             |      | -0.1             | -1   | μA   |
| ICC1            | Supply current            |            | V <sub>CC1</sub> = 4.5 V |                           |      | 1.8              | 4    | 4 mA |
|                 | Supply current            |            | V <sub>CC1</sub> = 15 V  |                           |      | 2                | 5    | IIIA |
|                 |                           | SN65518    | Outputs high,            | $T_A = -40^{\circ}C$      |      |                  | 12   |      |
| ICC2            | Supply current            | SN65518,   | Outputs high,            | $T_A = 0^{\circ}C$ to MAX |      | 7                | 10   | mA   |
|                 |                           | SN75518    | Outputs low              |                           |      | 0.01             | 0.5  |      |

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .




SLDS004B - MARCH 1983 - REVISED MAY 1990

## switching characteristics, $V_{CC2}$ = 60 V, $C_L$ = 50 pF, $T_A$ = 25°C (unless otherwise noted)


|  | PARAMETE                                    | R                 | TEST CO                  | NDITIONS                | MIN MAX | UNIT |
|--|---|-------------------|--------------------------|-------------------------|---------|------|
|  |   |                   | V <sub>CC1</sub> = 4.5 V | C <sub>L</sub> = 15 pF, | 600     | ns   |
| td   | Delay time, CLOCK to DATA OUT               |                   | V <sub>CC1</sub> = 15 V  | See Figure 4            | 150     | 115  |
|  |   | From LATCH ENABLE | V <sub>CC1</sub> = 4.5 V | See Figure 5            | 1.5     | μs   |
| t  | Delay time, high to law layal Q autout      | From STROBE       | VCC1 = 4.5 V             | See Figure 6            | 1       |      |
| UHL  | tDHL Delay time, high-to-low-level Q output | From LATCH ENABLE |                          | See Figure 5            | 0.5     |      |
|  |   | From STROBE       | V <sub>CC1</sub> = 15 V  | See Figure 6            | 0.5     |      |
|  |   | From LATCH ENABLE |                          | See Figure 5            | 1.5     | μs   |
| <b>+</b>   | Delay time, low-to-high-level Q output      | From STROBE       | V <sub>CC1</sub> = 4.5 V | See Figure 6            | 1       |      |
| <sup>t</sup> DLH   | Delay time, low-to-high-level & output      | From LATCH ENABLE |                          | See Figure 5            | 0.25    |      |
|  |   | From STROBE       | V <sub>CC1</sub> = 15 V  | See Figure 6            | 0.25    |      |
| t <sub>THL</sub> Transition time, high-to-low-level Q output |   |                   | V <sub>CC1</sub> = 4.5 V |                         | 3       |      |
|  |   | 11                | V <sub>CC1</sub> = 15 V  | See Figure 6            | 1.5     | μs   |
|  |   |                   | V <sub>CC1</sub> = 4.5 V |                         | 2.5     | μs   |
| t <sub>TLH</sub> Transi                                      | ransition time, low-to-high-level Q output  |                   | V <sub>CC1</sub> = 15 V  | See Figure 6            | 0.75    |      |

# RECOMMENDED OPERATING CONDITIONS INPUT VOLTAGE MAXIMUM CLOCK FREQUENCY vs vs SUPPLY VOLTAGE V<sub>CC1</sub> SUPPLY VOLTAGE V<sub>CC1</sub> $T_A = Full Range$ 4 $T_A = Full Range$ 4





SLDS004B - MARCH 1983 - REVISED MAY 1990



PARAMETER MEASUREMENT INFORMATION<sup>†</sup>

<sup>†</sup> For testing purposes, all input pulses have maximum rise and fall times of 30 ns.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated