### TPIC3302 3-CHANNEL COMMON-DRAIN POWER DMOS ARRAY


SLIS021B - APRIL 1994 - REVISED JULY 1995



The TPIC3302 is a monolithic power DMOS array that consists of three electrically isolated N-channel enhancement-mode DMOS transistors configured with a common drain and open sources. The TPIC3302 is offered in a standard eight-pin small-outline surface-mount (D) package.

The TPIC3302 is characterized for operation over the case temperature range of -40°C to 125°C.

### schematic



### absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>	
Source-to-GND voltage	
Drain-to-GND voltage	
Gate-to-source voltage, V <sub>GS</sub>	±20 V
Continuous drain current, each output, all outputs on, T <sub>C</sub> = 25°C	1 A
Continuous source-to-drain diode current	1 A
Pulsed drain current, each output, T <sub>C</sub> = 25°C (see Note 1 and Figure 6)	5 A
Single-pulse avalanche energy, $T_C = 25^{\circ}C$ , $E_{AS}$ (see Figure 4)	9 mJ
Continuous total power dissipation at (or below) T <sub>C</sub> = 25°C	
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 150°C
Operating case temperature range, T <sub>C</sub>	40°C to 125°C
Storage temperature range, T <sub>stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



SLIS021B - APRIL 1994 - REVISED JULY 1995

## electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	$I_D = 250 \mu\text{A},$	$V_{GS} = 0$	60			V
VGS(th)	Gate-to-source threshold voltage	$I_D = 1 \text{ mA},$	V <sub>DS</sub> = V <sub>GS</sub>	1.5	1.85	2.2	V
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage (across D1)	Drain-to-GND curren	Drain-to-GND current = 250 μA				V
V <sub>DS(on)</sub>	Drain-to-source on-state voltage	I <sub>D</sub> = 1 A, See Notes 2 and 3	$V_{GS} = 10 \text{ V},$		0.4	0.475	V
٧ <sub>F</sub>	Forward on-state voltage, GND-to-drain	I <sub>D</sub> = 1 A, See Notes 2 and 3			2		V
V <sub>F(SD)</sub>	Forward on-state voltage, source-to-drain	I <sub>S</sub> = 1 A, See Notes 2 and 3	V <sub>GS</sub> = 0,		0.9	1.1	V
Inco	Zoro goto voltago drain gurrent	1.50 .	T <sub>C</sub> = 25°C		0.05	1	
IDSS	Zero-gate-voltage drain current		T <sub>C</sub> = 125°C		0.5	10	μΑ
IGSSF	Forward gate current, drain short circuited to source	V <sub>GS</sub> = 16 V,	$V_{DS} = 0$		10	100	nA
IGSSR	Reverse gate current, drain short circuited to source	V <sub>SG</sub> = 16 V,	$V_{DS} = 0$		10	100	nA
i.	Leakage current, drain-to-GND	V <sub>R</sub> = 48 V	T <sub>C</sub> = 25°C		0.05	1	μА
llkg	Leakage current, drain-to-GND	VK = 40 V	T <sub>C</sub> = 125°C		0.5	10	μΑ
*DO()	Static drain-to-source on-state resistance	$V_{GS} = 10 \text{ V},$ $I_{D} = 1 \text{ A},$	T <sub>C</sub> = 25°C		0.4	0.475	Ω
rDS(on)	See Notes 2 and 3 and Figures 6 and 7 $T_C = 125^{\circ}C$			0.63	0.7	22	
9fs	Forward transconductance	V <sub>DS</sub> = 10 V, See Notes 2 and 3	$I_D = 0.5 A,$	0.85	1.02		S
C <sub>iss</sub>	Short-circuit input capacitance, common source				115	145	
Coss	Short-circuit output capacitance, common source	V <sub>DS</sub> = 25 V, V f = 1 MHz	$V_{GS} = 0$ ,		60	75	pF
C <sub>rss</sub>	Short-circuit reverse-transfer capacitance, common source				30	40	Ρ'

### source-to-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
trr(SD)	Reverse-recovery time	$I_S = 0.5 A$ , $V_{GS} = 0$ ,	V <sub>DS</sub> = 48 V,		35		ns
Q <sub>RR</sub>	Total diode charge	di/dt = 100 A/μs,	See Figure 1		0.03	·	μС

### GND-to-drain diode characteristics, $T_C = 25^{\circ}C$ (see schematic, D1)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>rr</sub>	Reverse-recovery time	I <sub>F</sub> = 0.5 A,	V <sub>DS</sub> = 48 V,		90		ns
Q <sub>RR</sub>	Total diode charge	di/dt = 100 A/μs,	See Figure 1		0.2		μС

NOTES: 2. Technique should limit T<sub>J</sub> − T<sub>C</sub> to 10°C maximum, pulse duration ≤5 ms.
 3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

### resistive-load switching characteristics, $T_C = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT								
t <sub>d</sub> (on)	Turn-on delay time					21	42									
td(off)	Turn-off delay time	V <sub>DD</sub> = 25 V,	$R_L = 50 \Omega$ ,	$t_{en} = 10 \text{ ns},$		20	40	20								
t <sub>r</sub>	Rise time		See Figure 2			5	10	ns								
t <sub>f</sub>	Fall time					13	26									
Qg	Total gate charge	V <sub>DS</sub> = 48 V, See Figure 3				3.1	3.8									
Q <sub>gs(th)</sub>	Threshold gate-to-source charge										$I_D = 0.5 A,$	$V_{GS} = 10 \text{ V},$		0.4	0.5	nC
Q <sub>gd</sub>	Gate-to-drain charge										1.3	1.6				
L <sub>D</sub>	Internal drain inductance					5		-11								
LS	Internal source inductance					5		nΗ								
Rg	Internal gate resistance					0.25		Ω								

### thermal resistance

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	All outputs with equal power,	See Note 4		130		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance		See Note 4		44		C/VV

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink


### PARAMETER MEASUREMENT INFORMATION



<sup>†</sup>I<sub>RM</sub> = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode

### PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_O = 50$   $\Omega$ .

B. Input pulse duration  $(t_W)$  is increased until peak current IAS = 5 Å.

Energy test level is defined as 
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 9 \text{ mJ}.$$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

### TYPICAL CHARACTERISTICS

# 

Figure 5

# STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE vs




Figure 6

### **TYPICAL CHARACTERISTICS**

### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7

# DISTRIBUTION OF




Figure 9

# DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




Figure 8

### DRAIN CURRENT vs

### GATE-TO-SOURCE VOLTAGE




Figure 10

### TYPICAL CHARACTERISTICS





Figure 11

# DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE



### SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 12

# REVERSE-RECOVERY TIME





Figure 14

### THERMAL INFORMATION

# DRAIN-TO-SOURCE VOLTAGE TC = 25°C TC = 25°C T = 25°C


†Less than 0.1 duty cycle

Figure 15



### THERMAL INFORMATION

# D PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heat sink

NOTES:  $Z_{\theta A}(t) = r(t) R_{\theta JA}$   $t_W = \text{pulse duration}$   $t_C = \text{cycle time}$  $d = \text{duty cycle} = t_W/t_C$ 

Figure 17

### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated