



- Low  $r_{DS(on)}$  . . . 0.3  $\Omega$  Typ
- High-Voltage Output . . . 60 V
- Pulsed Current . . . 10 A Per Channel
- Fast Commutation Speed

### description


The TPIC5404 is a monolithic power DMOS array that consists of four electrically isolated N-channel enhancement-mode DMOS transistors, two of which are configured with a common source.

The TPIC5404 is offered in a 16-pin thermally enhanced dual-in-line (NE) package and a 20-pin wide-body surface-mount (DW) package. The TPIC5404 is characterized for operation over the case temperature range of  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .



NC – No internal connection

### schematic



NOTE A: Pin numbers shown are for the DW package.

# TPIC5404

## H-BRIDGE POWER DMOS ARRAY

SLIS023B – MARCH 1994 – REVISED SEPTEMBER 1995

### absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, $V_{DS}$	.....	60 V
Source-to-GND voltage (Q1, Q3)	.....	100 V
Drain-to-GND voltage (Q1, Q3)	.....	100 V
Drain-to-GND voltage (Q2, Q4)	.....	60 V
Gate-to-source voltage range, $V_{GS}$	.....	$\pm 20$
Continuous drain current, each output, $T_C = 25^\circ\text{C}$ : DW package	.....	1.7 A
NE package	.....	2 A
Continuous source-to-drain diode current (NE package)	.....	2 A
Pulsed drain current, each output, $T_C = 25^\circ\text{C}$ (see Note 1 and Figure 15)	.....	10 A
Single-pulse avalanche energy, $T_C = 25^\circ\text{C}$ (see Figures 4 and 16)	.....	21 mJ
Continuous total power dissipation	.....	See Dissipation Rating Table
Operating virtual junction temperature range, $T_J$	.....	$-40^\circ\text{C}$ to $150^\circ\text{C}$
Operating case temperature range, $T_C$	.....	$-40^\circ\text{C}$ to $125^\circ\text{C}$
Storage temperature range, $T_{stg}$	.....	$-65^\circ\text{C}$ to $150^\circ\text{C}$
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	.....	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

DISSIPATION RATING TABLE

PACKAGE	$T_C \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_C = 25^\circ\text{C}$	$T_C = 125^\circ\text{C}$ POWER RATING
DW	1389 mW	11.1 mW/ $^\circ\text{C}$	279 mW
NE	2075 mW	16.6 mW/ $^\circ\text{C}$	415 mW

**electrical characteristics,  $T_C = 25^\circ\text{C}$  (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(\text{BR})\text{DSX}}$	Drain-to-source breakdown voltage	$I_D = 250 \mu\text{A}$ , $V_{GS} = 0$	60			V
$V_{GS(\text{th})}$	Gate-to-source threshold voltage	$I_D = 1 \text{ mA}$ , $V_{DS} = V_{GS}$	1.5	1.85	2.2	V
$V_{(\text{BR})}$	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND current = 250 $\mu\text{A}$	100			V
$V_{DS(\text{on})}$	Drain-to-source on-state voltage	$I_D = 2 \text{ A}$ , $V_{GS} = 10 \text{ V}$ , See Notes 2 and 3		0.6	0.7	V
$V_F$	Forward on-state voltage, GND-to-drain	$I_D = 2 \text{ A}$ (D1, D2), See Notes 2 and 3		7.5		V
$V_{F(\text{SD})}$	Forward on-state voltage, source-to-drain	$I_S = 2 \text{ A}$ , $V_{GS} = 0$ (Z1, Z2, Z3, Z4), See Notes 2 and 3		1	1.2	V
$I_{DSS}$	Zero-gate-voltage drain current	$V_{DS} = 48 \text{ V}$ ,	$T_C = 25^\circ\text{C}$	0.05	1	$\mu\text{A}$
		$V_{GS} = 0$	$T_C = 125^\circ\text{C}$	0.5	10	
$I_{GSSF}$	Forward gate current, drain short circuited to source	$V_{GS} = 16 \text{ V}$ ,	$V_{DS} = 0$	10	100	nA
$I_{GSSR}$	Reverse gate current, drain short circuited to source	$V_{SG} = 16 \text{ V}$ ,	$V_{DS} = 0$	10	100	nA
$I_{lk}$	Leakage current, drain-to-GND	$V_R = 48 \text{ V}$	$T_C = 25^\circ\text{C}$	0.05	1	$\mu\text{A}$
			$T_C = 125^\circ\text{C}$	0.5	10	
$r_{DS(\text{on})}$	Static drain-to-source on-state resistance	$V_{GS} = 10 \text{ V}$ , $I_D = 2 \text{ A}$ , See Notes 2 and 3 and Figures 6 and 7	$T_C = 25^\circ\text{C}$	0.3	0.35	$\Omega$
			$T_C = 125^\circ\text{C}$	0.41	0.5	
$g_{fs}$	Forward transconductance	$V_{DS} = 15 \text{ V}$ , See Notes 2 and 3	$I_D = 1 \text{ A}$ ,	1.6	1.9	S
$C_{iss}$	Short-circuit input capacitance, common source	$V_{DS} = 25 \text{ V}$ , $V_{GS} = 0$ , $f = 1 \text{ MHz}$		220	275	$\text{pF}$
$C_{oss}$	Short-circuit output capacitance, common source			120	150	
$C_{rss}$	Short-circuit reverse-transfer capacitance, common source			100	125	

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum, pulse duration  $\leq 5 \text{ ms}$ .  
 3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

**source-to-drain diode characteristics,  $T_C = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{rr(SD)}$	Reverse-recovery time	$I_S = 1 \text{ A}$ , $V_{GS} = 0$ , $V_{DS} = 48 \text{ V}$ , $\text{di/dt} = 100 \text{ A}/\mu\text{s}$ , (Z1 and Z3), See Figure 1	120			ns
				0.12		$\mu\text{C}$
$t_{rr(SD)}$	Reverse-recovery time	$I_S = 1 \text{ A}$ , $V_{GS} = 0$ , $V_{DS} = 48 \text{ V}$ , $\text{di/dt} = 100 \text{ A}/\mu\text{s}$ , (Z2 and Z4), See Figure 1	280			ns
				0.9		$\mu\text{C}$

**GND-to-drain diode characteristics,  $T_C = 25^\circ\text{C}$  (see schematic, D1 and D2)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{rr}$	Reverse-recovery time	$I_F = 1 \text{ A}$ , $\text{di/dt} = 100 \text{ A}/\mu\text{s}$ , $V_{DS} = 48 \text{ V}$ , See Figure 1	260			ns
				2.2		$\mu\text{C}$

# TPIC5404

## H-BRIDGE POWER DMOS ARRAY

SLIS023B – MARCH 1994 – REVISED SEPTEMBER 1995

### resistive-load switching characteristics, $T_C = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(on)}$	$V_{DD} = 25 \text{ V}, R_L = 25 \Omega, t_{r1} = 10 \text{ ns},$ $t_{f1} = 10 \text{ ns},$ See Figure 2	32	65		ns
$t_{d(off)}$		40	80		
$t_{r2}$		15	30		
$t_{f2}$		25	50		
$Q_g$	$V_{DS} = 48 \text{ V}, I_D = 1 \text{ A}, V_{GS} = 10 \text{ V},$ See Figure 3	6.6	8		nC
$Q_{gs(th)}$		0.8	1		
$Q_{gd}$		2.6	3.2		
$L_D$		5			nH
$L_S$		5			
$R_g$		0.25			$\Omega$

### thermal resistance

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	DW package NE package	90			$^\circ\text{C}/\text{W}$
		60			
$R_{\theta JP}$	DW package NE package	30			$^\circ\text{C}/\text{W}$
		25			

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink

### PARAMETER MEASUREMENT INFORMATION



†  $IR_M^\dagger$  = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode

## PARAMETER MEASUREMENT INFORMATION




Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

# TPIC5404


## H-BRIDGE POWER DMOS ARRAY

SLIS023B – MARCH 1994 – REVISED SEPTEMBER 1995

### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



- NOTES: A. The pulse generator has the following characteristics:  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ ,  $Z_O = 50 \Omega$ .  
B. Input pulse duration ( $t_W$ ) is increased until peak current  $I_{AS} = 10 \text{ A}$ , where  $t_{av}$  = avalanche time.

$$\text{Energy test level is defined as } E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 21 \text{ mJ}$$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

### TYPICAL CHARACTERISTICS




Figure 5





Figure 6


## TYPICAL CHARACTERISTICS

**STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE  
vs  
DRAIN CURRENT**




**Figure 7**

**DRAIN CURRENT  
vs  
DRAIN-TO-SOURCE VOLTAGE**




**Figure 8**

**DISTRIBUTION OF  
FORWARD TRANSCONDUCTANCE**



**Figure 9**

**DRAIN CURRENT  
vs  
GATE-TO-SOURCE VOLTAGE**



**Figure 10**

# TPIC5404

## H-BRIDGE POWER DMOS ARRAY

SLIS023B – MARCH 1994 – REVISED SEPTEMBER 1995

### TYPICAL CHARACTERISTICS




Figure 11




Figure 12




Figure 13





Figure 14

## THERMAL INFORMATION



† Less than 0.1 duty cycle

Figure 15





Figure 16

# TPIC5404 H-BRIDGE POWER DMOS ARRAY

SLIS023B – MARCH 1994 – REVISED SEPTEMBER 1995

## THERMAL INFORMATION

### NE PACKAGE<sup>†</sup> NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs PULSE DURATION




<sup>†</sup> Device mounted on FR4 printed-circuit board with no heat sink

NOTE A:  $Z_{\theta JA}(t) = r(t) R_{\theta JA}$   
 $t_w$  = pulse duration  
 $t_c$  = cycle time  
 $d$  = duty cycle =  $t_w/t_c$

Figure 17

## THERMAL INFORMATION

DW PACKAGE†  
NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
VS  
PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heat sink

NOTE A:  $Z_{\theta A}(t) = r(t) R_{\theta JA}$

$t_w$  = pulse duration

$t_c$  = cycle time

$d$  = duty cycle =  $t_w/t_c$

Figure 18



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.