
SLIS024A - DECEMBER 1993 - REVISED MARCH 1994

- Low r_{DS(on)} . . . 0.3 Ω Typ
- High Voltage Output . . . 60 V
- Extended ESD Capability . . . 4000 V
- Pulsed Current . . . 10 A Per Channel
- Fast Commutation Speed


description

The TPIC5401 is a monolithic gate-protected power DMOS array that consists of four N-channel enhancement-mode DMOS transistors, two of which are configured with a common source. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC5401 is offered in a 16-pin thermally enhanced dual-in-line (NE) package and a 20-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of –40°C to 125°C.



schematic



NOTE: For correct operation, no terminal pin may be taken below GND.



TPIC5401 H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY

SLIS024A - DECEMBER 1993 - REVISED MARCH 1994

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage (Q1, Q3)	100 V
Drain-to-GND voltage (Q1, Q3)	100 V
Drain-to-GND voltage (Q2, Q4)	60 V
Gate-to-source voltage range, V _{GS}	–9 V to 18 V
Continuous drain current, each output, T _C = 25°C: DW package	1.7 A
NE package	2 A
Continuous source-to-drain diode current, T _C = 25°C	2 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	10 A
Continuous gate-to-source zener-diode current, T _C = 25°C	±50 mA
Pulsed gate-to-source zener-diode current, T _C = 25°C	±500 mA
Single-pulse avalanche energy, E_{AS} , $T_{C} = 25^{\circ}C$ (see Figures 4, 15, and 16) .	21 mJ
Continuous total dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 150°C
Operating case temperature range, T _C	–40°C to 125°C
Storage temperature range,	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

DISSIPATION RATING TABLE

PACKAGE	T _C ≤ 25°C	DERATING FACTOR	T _C = 125°C
	POWER RATING	ABOVE T _C = 25°C	POWER RATING
DW	1389 mW	11.1 mW/°C	279 mW
NE	2075 mW	16.6 mW/°C	415 mW



electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V
V _{GS(th)}	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.85	2.2	٧
V _(BR) GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V _(BR) SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 2 A, See Notes 2 and 3			0.6	0.7	٧
V _{F(SD)}	Forward on-state voltage, source-to-drain	I _S = 2 A, V _{GS} = 0 (Z1, Z2, Z3, Z4), See Notes 2 and 3 and Figure 12			1	1.2	V
VF	Forward on-state voltage, GND-to-drain	I _D = 2 A (D1, D2), See Notes 2 and 3			7.5		V
Inco	Zero-gate-voltage drain current	V _{DS} = 48 V,	T _C = 25°C		0.05 1	μΑ	
IDSS	Zero-gate-voltage drain current	VGS = 0	T _C = 125°C		0.5	10	μΑ
IGSSF	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	$V_{DS} = 0$		20	200	nA
I _{GSSR}	Reverse-gate current, drain short circuited to source	$V_{SG} = 5 V$	$V_{DS} = 0$		10	100	nA
likg	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 25°C		0.05	0.05 1	μΑ
чку	Lourdage outform, drain to GND	VDGND = 40 V	T _C = 125°C		0.5	10	μπ
IDC(on)	Static drain-to-source on-state resistance	V _{GS} = 10 V, I _D = 2 A,	T _C = 25°C		0.3	0.35	Ω
rDS(on)	Citatio diaminito source on state resistante	See Notes 2 and 3 and Figures 6 and 7	T _C = 125°C		0.47	0.5	34
9fs	Forward transconductance	V _{DS} = 15 V, I _D = 1 A, See Notes 2 and 3 and Figure 9		1.6	1.9		S
C _{iss}	Short-circuit input capacitance, common source				220	275	
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 25 V,	$V_{GS} = 0$,		120	150	pF
C _{rss}	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz,	See Figure 11	_	100	125	Ρι

NOTES: 2. Technique should limit T_J – T_C to 10°C maximum.

source-to-drain and GND-to-drain diode characteristics, $T_{\hbox{\scriptsize C}}$ = 25 $^{\circ}\hbox{\scriptsize C}$

PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT		
				Z1 and Z3		120		
t _{rr}	Reverse-recovery time			Z2 and Z4		280		ns
		I _S = 1 A, V _{GS} = 0,	$V_{DS} = 48 \text{ V},$ di/dt = 100 A/µs,	D1 and D2		260		
		See Figures 1 and 14		Z1 and Z3		0.12		
Q _{RR}	-			Z2 and Z4		0.9		μC
				D1 and D2		2.2		



^{3.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS024A - DECEMBER 1993 - REVISED MARCH 1994

resistive-load switching characteristics, $T_C = 25^{\circ}C$

PARAMETER TEST CONDITIONS				TYP	MAX	UNIT
td(on)	Turn-on delay time			32	65	
td(off)	Turn-off delay time	$V_{DD} = 25 \text{ V}, R_L = 25 \Omega, t_{en} = 10 \text{ ns},$		40	80	20
t _r	Rise time	t _{dis} = 10 ns, See Figure 2		15	30	ns
tf	Fall time			25	50	
Qg	Total gate charge			6.6	8	
Q _{gs(th)}	Threshold gate-to-source charge	$V_{DS} = 48 \text{ V}, I_{D} = 1 \text{ A}, V_{GS} = 10 \text{ V},$ See Figure 3		0.8	1	nC
Q _{gd}	Gate-to-drain charge	Goo i iguio o		2.6	3.2	
L _d	Internal drain inductance			5		nH
L _S	Internal source inductance			5		Ш
Rg	Internal gate resistance			0.25		Ω

thermal resistances

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$R_{\theta JA}$	lunction to ambient thermal registance (see Note 4)	DW			90		°C/W
	Junction-to-ambient thermal resistance (see Note 4)	NE	All outputs with equal power		60		
$R_{\theta JB}$	Junction-to-board thermal resistance	DW			53		°C/W
R ₀ JP Ju	lunation to his thoronal registers of	DW			30		
	Junction-to-pin thermal resistance	NE			25		

NOTE 4: Package mounted on an FR4 printed-circuit board with no heatsink.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



 $^{^\}dagger$ IRM = maximum recovery current ‡ The above waveform is representative of Z2, Z4, D1, and D2 in shape only.

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT

NOTE A: C_I includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Waveform

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $z_0 = 50 \Omega$.

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 10 \text{ Å}$.

Energy test level is defined as
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 21 \text{ mJ}.$$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms


TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE

JUNCTION TEMPERATURE 2.5 VDS = VGS ID = 1 mA ID = 100 μA ID = 100 μA TJ – Junction Temperature – °C

Figure 5


STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




Figure 8

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

DRAIN CURRENT





Figure 10



TYPICAL CHARACTERISTICS


CAPACITANCE vs **DRAIN-TO-SOURCE VOLTAGE** 500 f = 1 MHz 450 $V_{GS} = 0$ Tj = 25°C 400 350 Capacitance - pF 300 C_{iss} 250 200 Coss 150 100 Crss 50 0 0 10 20 40 V_{DS} - Drain-to-Source Voltage - V


Figure 11



SOURCE-TO-DRAIN DIODE CURRENT


Figure 12







THERMAL INFORMATION



[†]Less than 2% duty cycle

Figure 15





Figure 16



THERMAL INFORMATION

NE PACKAGE[†] NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE

vs PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heatsink.

NOTE A: $Z_{\theta}JA(t) = r(t) R_{\theta}JA$ $t_W = \text{pulse duration}$ $t_C = \text{cycle time}$ $d = \text{duty cycle} = t_W/t_C$


Figure 17



THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE vs

PULSE DURATION



† Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink.

NOTE B: $Z_{\theta JB}(t) = r(t) R_{\theta JB}$ t_W = pulse duration t_C = cycle time $d = duty cycle = t_W/t_C$

Figure 18



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated