


- Low  $r_{DS(on)}$  . . . 0.4  $\Omega$  Typ
- High-Voltage Output . . . 60 V
- Pulsed Current . . . 3 A Per Channel
- Fast Commutation Speed
- Direct Logic-Level Interface


### description

The TPIC5424L is a monolithic logic-level power DMOS array that consists of four electrically isolated N-channel enhancement-mode DMOS transistors, two of which are configured with a common source.


The TPIC5424L is offered in a 16-pin thermally enhanced dual-in-line (NE) package and a 20-pin wide-body surface-mount (DW) package. The TPIC5424L is characterized for operation over the case temperature range of  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .



NC – No internal connection



### schematic



# TPIC5424L

## H-BRIDGE LOGIC-LEVEL POWER DMOS ARRAY

SLIS026A – JUNE 1994 – REVISED NOVEMBER 1994

### absolute maximum ratings over operating case temperature range (unless otherwise noted)<sup>†</sup>

Drain-to-source voltage, $V_{DS}$ .....	60 V
Source-to-GND voltage (Q1, Q3) .....	100 V
Drain-to-GND voltage (Q1, Q3) .....	100 V
Drain-to-GND voltage (Q2, Q4) .....	60 V
Gate-to-source voltage, $V_{GS}$ .....	$\pm 20$ V
Continuous drain current, each output, $T_C = 25^\circ\text{C}$ .....	1 A
Continuous source-to-drain diode current, $T_C = 25^\circ\text{C}$ .....	1 A
Pulsed drain current, each output, $I_{max}$ , $T_C = 25^\circ\text{C}$ (see Note 1 and Figure 15) .....	3 A
Single-pulse avalanche energy, $E_{AS}$ , $T_C = 25^\circ\text{C}$ (see Figure 4) .....	180 mJ
Continuous total dissipation .....	See Dissipation Rating Table
Operating virtual junction temperature range, $T_J$ .....	-40°C to 150°C
Operating case temperature range, $T_C$ .....	-40°C to 125°C
Storage temperature range .....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds .....	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms and duty cycle = 2%.

DISSIPATION RATING TABLE

PACKAGE	$T_C \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_C = 25^\circ\text{C}$	$T_C = 125^\circ\text{C}$ POWER RATING
DW	1389 mW	11.1 mW/°C	279 mW
NE	2075 mW	16.6 mW/°C	415 mW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**electrical characteristics,  $T_C = 25^\circ\text{C}$  (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{(\text{BR})\text{DSX}}$	Drain-to-source breakdown voltage	$I_D = 250 \mu\text{A}$ ,	$V_{GS} = 0$	60			V
$V_{GS(\text{th})}$	Gate-to-source threshold voltage	$I_D = 1 \text{ mA}$ , See Figure 5	$V_{DS} = V_{GS}$	1.5	1.85	2.2	V
$V_{(\text{BR})}$	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND current = $250 \mu\text{A}$		100			V
$V_{DS(\text{on})}$	Drain-to-source on-state voltage	$I_D = 1 \text{ A}$ , See Notes 2 and 3	$V_{GS} = 5 \text{ V}$ ,		0.4	0.48	V
$V_F(\text{SD})$	Forward on-state voltage, source-to-drain	$I_S = 1 \text{ A}$ ,	$V_{GS} = 0$ (Z1, Z2, Z3, Z4), See Notes 2 and 3 and Figure 12		1	1.2	V
$V_F$	Forward on-state voltage, GND-to-drain	$I_D = 1 \text{ A}$ (D1, D2), See Notes 2 and 3			4.6		V
$I_{DSS}$	Zero-gate-voltage drain current	$V_{DS} = 48 \text{ V}$ ,	$T_C = 25^\circ\text{C}$	0.05	1		$\mu\text{A}$
		$V_{GS} = 0$	$T_C = 125^\circ\text{C}$	0.5	10		
$I_{GSSF}$	Forward gate current, drain short circuited to source	$V_{GS} = 5 \text{ V}$ ,	$V_{DS} = 0$	10	100		nA
$I_{GSSR}$	Reverse gate current, drain short circuited to source	$V_{SG} = 5 \text{ V}$ ,	$V_{DS} = 0$	10	100		nA
$I_{lk}$	Leakage current, drain-to-GND	$V_{DGND} = 48 \text{ V}$	$T_C = 25^\circ\text{C}$	0.05	1		$\mu\text{A}$
		(D1, D2)	$T_C = 125^\circ\text{C}$	0.5	10		
$r_{DS(\text{on})}$	Static drain-to-source on-state resistance	$V_{GS} = 5 \text{ V}$ , $I_D = 1 \text{ A}$ , See Notes 2 and 3 and Figures 6 and 7	$T_C = 25^\circ\text{C}$	0.4	0.48		$\Omega$
			$T_C = 125^\circ\text{C}$	0.65	0.68		
$g_{fs}$	Forward transconductance	$V_{DS} = 15 \text{ V}$ , See Notes 2 and 3 and Figure 9	$I_D = 0.5 \text{ A}$ ,	1.25	1.39		S
$C_{iss}$	Short-circuit input capacitance, common source			220	275		$\text{pF}$
$C_{oss}$	Short-circuit output capacitance, common source			120	150		
$C_{rss}$	Short-circuit reverse-transfer capacitance, common source	$V_{DS} = 25 \text{ V}$ , $f = 1 \text{ MHz}$ , See Figure 11		100	125		

NOTES: 2. Technique should limit  $T_J - T_C$  to  $10^\circ\text{C}$  maximum.  
3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

**source-to-drain and GND-to-drain diode characteristics,  $T_C = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
$t_{rr}$	Reverse-recovery time	$I_S = 0.5 \text{ A}$ , $V_{GS} = 0$ , See Figures 1 and 14	$V_{DS} = 48 \text{ V}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ ,	Z1 and Z3	55		ns		
				Z2 and Z4	150				
				D1 and D2	200				
				Z1 and Z3	0.06				
$Q_{RR}$	Total diode charge			Z2 and Z4	0.3		$\mu\text{C}$		
				D1 and D2	0.7				

# TPIC5424L

## H-BRIDGE LOGIC-LEVEL POWER DMOS ARRAY

SLIS026A – JUNE 1994 – REVISED NOVEMBER 1994

### resistive-load switching characteristics, $T_C = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(on)}$	$V_{DD} = 25 \text{ V}, R_L = 25 \Omega, t_{en} = 10 \text{ ns},$ $t_{dis} = 10 \text{ ns},$ See Figure 2	34	68		ns
$t_{d(off)}$		40	82		
$t_r$		21	42		
$t_f$		25	50		
$Q_g$	$V_{DS} = 48 \text{ V}, I_D = 1 \text{ A}, V_{GS} = 10 \text{ V},$ See Figure 3	3.9	5		nC
$Q_{gs(th)}$		0.55	0.8		
$Q_{gd}$		2.5	3.6		
$L_D$		5			nH
$L_S$		5			
$R_g$		0.25			$\Omega$

### thermal resistance

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$ Junction-to-ambient thermal resistance (see Note 4)	DW package	90			$^\circ\text{C/W}$
	NE package	60			
$R_{\theta JP}$ Junction-to-pin thermal resistance	DW package	30			$^\circ\text{C/W}$
	NE package	25			

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink

### PARAMETER MEASUREMENT INFORMATION




†  $I_{RM}$  = maximum recovery current


NOTE A. The above waveform is representative of Z2, Z4, D1, and D2 in shape only.

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode

## PARAMETER MEASUREMENT INFORMATION



**Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms**



**Figure 3. Gate-Charge Test Circuit and Waveform**

# TPIC5424L

## H-BRIDGE LOGIC-LEVEL POWER DMOS ARRAY

SLIS026A – JUNE 1994 – REVISED NOVEMBER 1994

### PARAMETER MEASUREMENT INFORMATION




Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

### TYPICAL CHARACTERISTICS




Figure 5




Figure 6

## TYPICAL CHARACTERISTICS




Figure 7




Figure 8




Figure 9




Figure 10

# TPIC5424L

## H-BRIDGE LOGIC-LEVEL POWER DMOS ARRAY

SLIS026A – JUNE 1994 – REVISED NOVEMBER 1994

### TYPICAL CHARACTERISTICS




Figure 11




Figure 12




Figure 13






Figure 14

## THERMAL INFORMATION



† Less than 2% duty cycle

**Figure 15**



**Figure 16**


# TPIC5424L

## H-BRIDGE LOGIC-LEVEL POWER DMOS ARRAY

SLIS026A – JUNE 1994 – REVISED NOVEMBER 1994

### THERMAL INFORMATION

#### NE PACKAGE<sup>†</sup> NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE VS PULSE DURATION



<sup>†</sup> Device mounted on FR4 printed-circuit board with no heat sink

NOTES:  $Z_{\theta JA}(t) = r(t) R_{\theta JA}$

$t_w$  = pulse duration


$t_c$  = cycle time

$d$  = duty cycle =  $t_w/t_c$

Figure 17

## THERMAL INFORMATION

**DW PACKAGE†  
NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
VS  
PULSE DURATION**



† Device mounted on FR4 printed-circuit board with no heat sink

NOTES:  $Z_{\theta A}(t) = r(t) R_{\theta JA}$

$t_W$  = pulse duration

$t_C$  = cycle time

$d$  = duty cycle =  $t_W/t_C$

**Figure 18**

### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.