**DW PACKAGE** 

- Low r<sub>DS(on)</sub> . . . 0.4 Ω Typ
- Voltage Output . . . 60 V
- Input Protection Circuitry . . . 18 V
- Pulsed Current . . . 3 A Per Channel
- Extended ESD Capability . . . 4000 V
- Direct Logic-Level Interface

### description


The TPIC5421L is a monolithic gate-protected logic-level power DMOS array that consists of four electrically isolated N-channel enhancement-mode DMOS transistors, two of which are configured with common source. Each transistor features integrated high-current zener diodes ( $Z_{\rm CXa}$  and  $Z_{\rm CXb}$ ) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k $\Omega$  resistor.

The TPIC5421L is offered in a 20-pin wide-body surface-mount (DW) package and a 16-pin thermally-enhanced dual-in-line (NE) package and is characterized for operation over the case temperature of  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### (TOP VIEW) GND 20 SOURCE2/GND SOURCE4/GND [ 19 GATE2 GATE4 □ 18 NC NC [ 17 NC 16 DRAIN2 DRAIN4 SOURCE3 15 SOURCE1 DRAIN3 [ 14 DRAIN1 13 GATE1 GATE3 ∏ 8 NC [ 9 12 NC NC [ 11 ¶ NC **NE PACKAGE** (TOP VIEW) 16 SOURCE1 DRAIN2 15 DRAIN1 SOURCE2/GND [ GATE2 ¶ 3 14 GATE1 GND [ 13 | GND GND [ 5 12 | GND GATE4 ∏ 6 11 | GATE3 10 DRAIN3 SOURCE4/GND [ 9 SOURCE3 DRAIN4

NC - No internal connection

#### schematic



NOTE A: For correct operation, no terminal may be taken below GND. Pin numbers shown are for the DW package.



## TPIC5421L H-BRIDGE GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

### absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>	60 V
Source-to-GND voltage (Q1, Q3)	
Drain-to-GND voltage (Q1, Q3)	
Drain-to-GND voltage (Q2, Q4)	60 V
Gate-to-source voltage range, V <sub>GS</sub>	–9 V to 18 V
Continuous drain current, each output, T <sub>C</sub> = 25°C: NE package	1.5 A
DW package	1 A
Continuous source-to-drain diode current, T <sub>C</sub> = 25°C	1 A
Pulsed drain current, each output, I <sub>max</sub> , T <sub>C</sub> = 25°C (see Note 1 and Figure 15)	3 A
Continuous gate-to-source zener-diode current, $T_C = 25^{\circ}C$	±50 mA
Pulsed gate-to-source zener-diode current, T <sub>C</sub> = 25°C	±500 mA
Single-pulse avalanche energy, E <sub>AS</sub> , T <sub>C</sub> = 25°C (see Figures 4 and 16)	
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Operating case temperature range, T <sub>C</sub>	–40°C to 125°C
Storage temperature range, T <sub>stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>C</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>C</sub> = 25°C	T <sub>C</sub> = 125°C POWER RATING
DW	1125 mW	9.0 mW/°C	225 mW
NE	2075 mW	16.6 mW/°C	415 mW



# electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I <sub>D</sub> = 250 μA,	V <sub>GS</sub> = 0	60			V
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.85	2.2	٧
V <sub>(BR)</sub> GS	Gate-to-source breakdown voltage	I <sub>GS</sub> = 250 μA		18			V
V <sub>(BR)</sub> SG	Source-to-gate breakdown voltage	I <sub>SG</sub> = 250 μA		9			V
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND curren	t = 250 μA	100			V
V <sub>DS(on)</sub>	Drain-to-source on-state voltage	I <sub>D</sub> = 1 A, See Notes 2 and 3	V <sub>GS</sub> = 5 V,		0.4	0.475	V
V <sub>F(SD)</sub>	Forward on-state voltage, source-to-drain	I <sub>S</sub> = 1 A, V <sub>GS</sub> = 0 (Z1, Z2, Z3, Z4), See Notes 2 and 3 and Figure 12			0.9	1.1	>
VF	Forward on-state voltage, GND-to-drain	I <sub>D</sub> = 1 A (D1, D2), See Notes 2 and 3			4.6		٧
Inna	Zoro goto voltago drain gurrent	V <sub>DS</sub> = 48 V,	T <sub>C</sub> = 25°C		0.05	1	
IDSS	Zero-gate-voltage drain current	V <sub>GS</sub> = 0	T <sub>C</sub> = 125°C		0.5	10	μΑ
IGSSF	Forward-gate current, drain short circuited to source	V <sub>GS</sub> = 15 V,	$V_{DS} = 0$		20	200	nA
IGSSR	Reverse-gate current, drain short circuited to source	$V_{SG} = 5 V$	$V_{DS} = 0$		10	100	nA
lu	Leakage current, drain-to-GND	VDGND = 48 V	T <sub>C</sub> = 25°C		0.05	1	μΑ
llkg	Leakage current, drain-to-OND	VDGND = 40 V	T <sub>C</sub> = 125°C		0.5	10	μΛ
IDC(on)	Static drain-to-source on-state resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 1 A,	T <sub>C</sub> = 25°C		0.4	0.475	Ω
rDS(on)	State drain to source on state resistance	See Notes 2 and 3 and Figures 6 and 7	T <sub>C</sub> = 125°C		0.65	0.68	22
9fs	Forward transconductance	V <sub>DS</sub> = 15 V, See Notes 2 and 3 ar	I <sub>D</sub> = 0.5 A, nd Figure 9	1.25	1.4		S
C <sub>iss</sub>	Short-circuit input capacitance, common source				220	275	
Coss	Short-circuit output capacitance, common source	V <sub>DS</sub> = 25 V,	$V_{GS} = 0$ ,		120	150	pF
C <sub>rss</sub>	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz,	See Figure 11		100	125	Pi.

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum.

# source-to-drain and GND-to-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT	
		I <sub>S</sub> = 0.5 A, V <sub>GS</sub> = 0, See Figures 1 and 14	$S = 0.5 \text{ A},$ $V_{DS} = 48 \text{ V},$ $GS = 0,$ $di/dt = 100 \text{ A}/\mu\text{s},$	Z1 and Z3		55			
t <sub>rr</sub>				Z2 and Z4		150		ns	
				D1 and D2		200			
				Z1 and Z3		0.06			
Q <sub>RR</sub> Total diode	Total diode charge			Z2 and Z4		0.3		μC	
				D1 and D2		0.7			



<sup>3.</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

### TPIC5421L H-BRIDGE GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

# resistive-load switching characteristics, $T_C = 25^{\circ}C$

	PARAMETER	1	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT															
td(on)	Turn-on delay time					25	50																
td(off)	Turn-off delay time	V <sub>DD</sub> = 25 V,	V <sub>DD</sub> = 25 V,	V <sub>DD</sub> = 25 V, R <sub>L</sub> =	$R_L = 25 \Omega$ ,	$t_{r1} = 10 \text{ ns},$		20	40	no													
t <sub>r2</sub>	Rise time	$t_{f1} = 10 \text{ ns},$	= 10 ns, See Figure 2			21	42	ns															
t <sub>f2</sub>	Fall time	1				9	18																
Qg	Total gate charge			., -,,		3.9	5																
Q <sub>gs(th)</sub>	Threshold gate-to-source charge	V <sub>DS</sub> = 48 V, See Figure 3																$I_D = 0.5 A,$	$V_{GS} = 5 V$ ,		0.55	0.8	nC
Q <sub>gd</sub>	Gate-to-drain charge						2.5	3.6															
L <sub>D</sub>	Internal drain inductance					5		-11															
LS	Internal source inductance					5		nH															
Rg	Internal gate resistance					0.25		Ω															

### thermal resistance

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
D	R <sub>θJA</sub> Junction-to-ambient thermal resistance	DW package	See Notes 4 and 6				
RθJA		NE package	See Notes 4 and 6		60		
$R_{\theta JB}$	Junction-to-board thermal resistance	DW package	See Notes 4 and 6		53		°C/W
Do 15	R <sub>0</sub> JP Junction-to-pin thermal resistance	DW package	See Notes 5 and 6		30		
rθJP		NE package	See Notes 5 and 6		25		

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.

5. Package mounted in intimate contact with infinite heatsink.

6. All outputs with equal power

### PARAMETER MEASUREMENT INFORMATION





Figure 1. Reverse-Recovery-Current Waveforms of Source-to-Drain Diode



NOTE A:  $C_L$  includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms



 $<sup>^\</sup>dagger$  IRM(REC) = maximum recovery current  $^\ddagger$  The above waveform is representative of Z2, Z4, D1, and D2 in shape only.

### PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate-Charge Test Circuit and Waveform



- NOTES: A. The pulse generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_O = 50 \Omega$ .
  - B. Input pulse duration  $(t_W)$  is increased until peak current  $I_{AS} = 3$  A.

Energy test level is defined as E<sub>AS</sub> = 
$$\frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2}$$
 = 180 mJ, where  $t_{av}$  = avalanche time

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms



### TYPICAL CHARACTERISTICS

### **GATE-TO-SOURCE THRESHOLD VOLTAGE**




Figure 5

# STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6

**DRAIN CURRENT** 

### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7

٧S **DRAIN-TO-SOURCE VOLTAGE**  $\Delta V_{GS}$  = 0.2 V T<sub>J</sub> = 25°C D- Drain Current - A **VGS = 3 V** 0 6 8 10 12 14 16 V<sub>DS</sub> - Drain-to-Source Voltage - V

Figure 8

### TYPICAL CHARACTERISTICS





Figure 9






Figure 10




Figure 12



### **TYPICAL CHARACTERISTICS**

### **DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE**




Figure 13

### **REVERSE-RECOVERY TIME**


**REVERSE di/dt** 200  $V_{DS} = 48 V$  $V_{GS} = 0$ 175 I<sub>S</sub> = 0.5 A T<sub>J</sub> = 25°C t<sub>rr</sub> - Reverse-Recovery Time - ns 150 See Figure 1 125 100 Z2 and Z4 75 50 Z1 and Z3 25 0 700 100 200 300 400 500 600 Reverse di/dt – A/ $\mu$ s

Figure 14



### THERMAL INFORMATION

# MAXIMUM DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE



†Less than 2% duty cycle

Figure 15

# MAXIMUM PEAK AVALANCHE CURRENT vs





Figure 16



### THERMAL INFORMATION

# **NE PACKAGE**† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE **PULSE DURATION**



† Device mounted on FR4 printed-circuit board with no heatsink.


NOTES A:  $Z_{\theta JA}(t) = r(t) R_{\theta JA}$ t<sub>W</sub> = pulse duration  $t_C$  = cycle time  $d = duty cycle = t_W/t_C$ 

Figure 17



### THERMAL INFORMATION

### DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE ٧S **PULSE DURATION**



<sup>†</sup> Device mounted on a 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board with no heatsink.

NOTES A:  $Z_{\theta JB}(t) = r(t) R_{\theta JB}$ t<sub>W</sub> = pulse duration  $t_C$  = cycle time d = duty cycle =  $t_W/t_C$ 

Figure 18



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated