SLIS032 - APRIL 1994 - REVISED JULY 1995

- Low r_{DS(on)} . . . 5 Ω Typical
- Avalanche Energy . . . 30 mJ
- Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage ... 50 V
- Devices Are Cascadable
- Low Power Consumption

description


The TPIC6B595 is a monolithic, high-voltage, medium-current power 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other mediumcurrent or high-voltage loads.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shiftregister clear (SRCLR) is high. When SRCLR is low, the input shift register is cleared. When output enable (\overline{G}) is held high, all data in the output buffers is held low and all drain outputs are off. When \overline{G} is held low, data from the storage register is transparent to the output buffers. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is high, the DMOStransistor outputs have sink-current capability. The serial output (SER OUT) allows for cascading of the data from the shift register to additional devices.

DW OR N PACKAGE (TOP VIEW)							
NC V _{CC} SER IN DRAIN0 DRAIN1 DRAIN3 G G G G	1 2 3 4 5 6 7 8 9 10	J	20 19 18 17 16 15 14 13 12 11] NC] GND] SER OUT] DRAIN7] DRAIN6] DRAIN5] DRAIN4] SRCK] RCK] RCK] GND			

NC - No internal connection

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sinkcurrent capability. Each output provides a 500-mA typical current limit at $T_C = 25^{\circ}C$. The current limit decreases as the junction temperature increases for additional device protection.


The TPIC6B595 is characterized for operation over the operating case temperature range of -40°C to 125°C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLIS032 - APRIL 1994 - REVISED JULY 1995


logic diagram (positive logic)





SLIS032 - APRIL 1994 - REVISED JULY 1995

schematic of inputs and outputs



absolute maximum ratings over recommended operating case temperature range (unless otherwise noted)[†]

Logic supply voltage, V _{CC} (see Note 1)	
Logic input voltage range, V _I	0.3 V to 7 V
Power DMOS drain-to-source voltage, V _{DS} (see Note 2)	50 V
Continuous source-to-drain diode anode current	500 mA
Pulsed source-to-drain diode anode current (see Note 3)	1 A
Pulsed drain current, each output, all outputs on, I_D , $T_C = 25^{\circ}C$ (see Note 3)	500 mA
Continuous drain current, each output, all outputs on, I_D , $T_C = 25^{\circ}C$	
Peak drain current single output, I _{DM} ,T _C = 25°C (see Note 3)	500 mA
Single-pulse avalanche energy, EAS (see Figure 4)	
Avalanche current, I _{AS} (see Note 4)	500 mA
Continuous total dissipation	
Operating virtual junction temperature range, T _J	
Operating case temperature range, T _C	
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. Each power DMOS source is internally connected to GND.

3. Pulse duration \leq 100 μ s and duty cycle \leq 2%.

4. DRAIN supply voltage = 15 V, starting junction temperature (TJS) = 25°C, L = 200 mH, IAS = 0.5 A (see Figure 4).

DISSIPATION RATING TABLE

PACKAGE	T _C ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 125°C POWER RATING
DW	1389 mW	11.1 mW/°C	278 mW
Ν	1050 mW	10.5 mW/°C	263 mW



SLIS032 - APRIL 1994 - REVISED JULY 1995

recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V _{CC}	4.5	5.5	V
High-level input voltage, VIH	0.85 V _{CC}		V
Low-level input voltage, VIL		0.15 V _{CC}	V
Pulsed drain output current, $T_C = 25^{\circ}C$, $V_{CC} = 5 V$ (see Notes 3 and 5)	-500	500	mA
Setup time, SER IN high before SRCK [↑] , t _{SU} (see Figure 2)	20		ns
Hold time, SER IN high after SRCK↑, t _h (see Figure 2)	20		ns
Pulse duration, t _W (see Figure 2)	40		ns
Operating case temperature, T _C	-40	125	°C

electrical characteristics, V_{CC} = 5 V, T_{C} = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 1 mA		50			V
V _{SD}	Source-to-drain diode forward voltage	I _F = 100 mA			0.85	1	V
Vou	High-level output voltage,	$I_{OH} = -20 \ \mu A, \ V_{CC} = 4.5 \ V$		4.4	4.49		V
VOH	SER OUT	$I_{OH} = -4 \text{ mA}, V_{CC} = 4.5 \text{ V}$		4	4.2		v
Ve	Low-level output voltage,	$I_{OL} = 20 \ \mu\text{A}, V_{CC} = 4.5 \ \text{V}$			0.005	0.1	V
VOL	SER OUT	I _{OL} = 4 mA, V _{CC} = 4.5 V			0.3	0.5	v
IIН	High-level input current	$V_{CC} = 5.5 V$, $V_I = V_{CC}$				1	μA
۱ _{IL}	Low-level input current	$V_{CC} = 5.5 V, V_{I} = 0$				-1	μA
laa	Logic supply current		All outputs off		20	100	μΑ
ICC		V _{CC} = 5.5 V	All outputs on		150	300	
ICC(FRQ)	Logic supply current at frequency	$f_{SRCK} = 5 \text{ MHzC}_{L} = 30 \text{ pF},$ All outputs off,	See Figures 2 and 6		0.4	5	mA
I _N	Nominal current	$V_{DS(on)} = 0.5 \text{ V},$ $I_N = I_D, T_C = 85^{\circ}C$	See Notes 5, 6, and 7		90		mA
Inev	Off-state drain current	$V_{DS} = 40 \text{ V}, V_{CC} = 5.5 \text{ V}$			0.1	5	
IDSX		$V_{DS} = 40 \text{ V}, V_{CC} = 5.5 \text{ V},$	T _C = 125°C		0.15	8	μA
		$I_D = 100 \text{ mA}, V_{CC} = 4.5 \text{ V}$			4.2	5.7	
rDS(on)	Static drain-source on-state resistance	$I_D = 100 \text{ mA}, T_C = 125^{\circ}C, V_{CC} = 4.5 \text{ V}$	See Notes 5 and 6 and Figures 7 and 8		6.8	9.5	Ω
		$I_D = 350 \text{ mA}, \text{ V}_{CC} = 4.5 \text{ V}$]		5.5	8	

NOTES: 3. Pulse duration $\leq 100 \ \mu s$ and duty cycle $\leq 2\%$.

5. Technique should limit $T_J - T_C$ to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T_C = 85°C.



SLIS032 - APRIL 1994 - REVISED JULY 1995

switching characteristics, V_{CC} = 5 V, T_C = 25° C


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output from \overline{G}			150		ns
^t PHL	Propagation delay time, high-to-low-level output from \overline{G}	C _L = 30 pF, I _D = 100 mA,		90		ns
t _r	Rise time, drain output	See Figures 1, 2, and 9		200		ns
tf	Fall time, drain output			200		ns
^t a	Reverse-recovery-current rise time	I _F = 100 mA, di/dt = 20 A/μs,		100		20
t _{rr}	Reverse-recovery time	See Notes 5 and 6 and Figure 3		300		ns

NOTES: 5. Technique should limit $T_J - T_C$ to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

thermal resistance

PARAMETER		TEST CONDITIONS	MIN I	MAX	UNIT	
$R_{ heta JA}$ Ther	Thermal registeres, junction to embient	DW package	All 9 outputs with aqual power		90	°C/W
	Thermal resistance, junction-to-ambient	N package	All 8 outputs with equal power		95	




NOTES: A. The word generator has the following characteristics: $t_{f} \le 10$ ns, $t_{f} \le 300$ ns, pulsed repetition rate (PRR) = 5 kHz, $Z_{O} = 50 \ \Omega$.

B. C_{L} includes probe and jig capacitance.

Figure 1. Resistive-Load Test Circuit and Voltage Waveforms





SLIS032 - APRIL 1994 - REVISED JULY 1995



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The word generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $t_W = 300$ ns, pulsed repetition rate (PRR) = 5 kHz, $Z_O = 50 \Omega$.
 - B. CL includes probe and jig capacitance.






- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
 - B. The V_{GG} amplitude and R_G are adjusted for di/dt = 20 A/ μ s. A V_{GG} double-pulse train is used to set I_F = 0.1 A, where t₁ = 10 μ s, t₂ = 7 μ s, and t₃ = 3 μ s.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



SLIS032 - APRIL 1994 - REVISED JULY 1995

PARAMETER MEASUREMENT INFORMATION




SINGLE-PULSE AVALANCHE ENERGY TEST CIRCUIT

VOLTAGE AND CURRENT WAVEFORMS


NOTES: A. The word generator has the following characteristics: $t_{f} \le 10$ ns, $t_{f} \le 10$ ns, $Z_{O} = 50 \Omega$. B. Input pulse duration, t_{W} , is increased until peak current $I_{AS} = 0.5$ A. Energy test level is defined as $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30$ mJ.








SLIS032 - APRIL 1994 - REVISED JULY 1995



TYPICAL CHARACTERISTICS

Figure 7


Figure 8



NOTE C. Technique should limit T_J-T_C to 10°C maximum.



SLIS032 - APRIL 1994 - REVISED JULY 1995



THERMAL INFORMATION



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated