
- Low $r_{DS(on)} \dots 0.4 \Omega$ Typ
- High-Voltage Output . . . 60 V
- Pulsed Current . . . 3 A Per Channel
- Fast Commutation Speed

description


The TPIC5621L is a monolithic logic-level power DMOS-transistor array that consists of six N-channel enhancement-mode DMOS transistors, three of which are configured with a common source.

The TPIC5621L is offered in a wide-body surfacemount (DW) package and is characterized for operation over the case temperature range of -40°C to 125°C.



NC - No internal connection

schematic



TPIC5621L SIX-OUTPUT POWER DMOS ARRAY

SLIS033 - JUNE 1994

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage (Q1, Q2, and Q3)	100 V
Drain-to-GND voltage (Q1, Q2, and Q3)	
Drain-to-GND voltage (Q4, Q5, and Q6)	60 V
Gate-to-source voltage range, V _{GS}	±20 V
Continuous drain current, each output, T _C = 25°C	1 A
Continuous source-to-drain diode current, T _C = 25°C	1 A
Pulsed drain current, I _{max} , T _C = 25°C (each output, see Note 1 and Figure 15)	3 A
Single-pulse avalanche energy, E_{AS} , $T_{C} = 25^{\circ}C$ (see Figures 4, 15 and 16)	18 mJ
Continuous total dissipation (see Figure 15)	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 150°C
Operating case temperature range, T _C	–40°C to 125°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms and duty cycle = 2%.

DISSIPATION RATING TABLE

PACKAGE	T _C ≤ 25°C	DERATING FACTOR	T _C = 125°C
	POWER RATING	ABOVE T _C = 25°C	POWER RATING
DW	1389 mW	11.1 mW/°C	279 mW

SLIS033 - JUNE 1994

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{(BR)DSX}	Drain-to-source breakdown voltage	$I_D = 250 \mu A$,	V _{GS} = 0	60			V
V _{GS(th)}	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.85	2.2	V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2, and D3)	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	$I_D = 1 \text{ A},$ $V_{GS} = 5 \text{ V},$ See Notes 2 and 3			0.4	0.48	V
V _{F(SD)}	Forward on-state voltage, source-to-drain	I _S = 1 A, V _{GS} = 0 (Z1, Z2, Z3, Z4, Z5, Z6), See Notes 2 and 3 and Figure 12			0.9	1.1	V
٧F	Forward on-state voltage, GND-to-drain	I _D = 1 A (D1, D2, D3), See Notes 2 and 3			4.6		V
Inno	Zero-gate-voltage drain current	V _{DS} = 48 V, V _{GS} = 0	T _C = 25°C		0.05	1	
IDSS			T _C = 125°C		0.5	10	μΑ
IGSSF	Forward gate current, drain short circuited to source	V _{GS} = 16 V,	$V_{DS} = 0$		10	100	nA
IGSSR	Reverse gate current, drain short circuited to source	V _{SG} = 16 V,	V _{DS} = 0		10	100	nA
	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 25°C		0.05	1	
likg	Leakage current, drain-to-GND	(D1, D2, D3)	T _C = 125°C		0.5	10	μΑ
(DO()	Static drain-to-source on-state resistance	V _{GS} = 5 V, I _D = 1 A,	T _C = 25°C		0.4	0.48	Ω
^r DS(on)	Static drain-to-source off-state resistance	See Notes 2 and 3 and Figures 6 and 7	T _C = 125°C		0.65	0.68	22
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 ar	I _D = 0.5 A, nd Figure 9	1	1.29	1.45	S
C _{iss}	Short-circuit input capacitance, common source				190	240	
C _{oss}	Short-circuit output capacitance, common source	$V_{DS} = 25 \text{ V},$	$V_{GS} = 0$,		100	125	pF
C _{rss}	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,	See Figure 11		40	50	ρı

source-to-drain and GND-to-drain diode characteristics, $T_{\hbox{\scriptsize C}}$ = 25 $^{\circ}\hbox{\scriptsize C}$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
	t _{rr} Reverse recovery time		Z1, Z2, Z3		65		ns	
t _{rr}			Z4, Z5, Z6		150			
		I _S = 0.5 A, V _{GS} = 0,	$V_{DS} = 48 \text{ V},$	D1, D2, D3		200		
	$V_{GS} = 0$, di/dt = 100 A/ μ s, See Figures 1 and 14	See Figures 1 and 14	Z1, Z2, Z3		0.06			
Q _{RR} Tota	Total diode charge			Z4, Z5, Z6		0.3		μС
				D1, D2, D3		0.7		

NOTES: 2. Technique should limit T_J – T_C to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS033 - JUNE 1994

resistive-load switching characteristics, T_C = 25°C


	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT																				
td(on)	Turn-on delay time	V _{DD} = 25 V,	V _{DD} = 25 V,	V _{DD} = 25 V,					9	18																		
td(off)	Turn-off delay time				$R_L = 50 \Omega$,	t _{en} = 10 ns,		20	40	ns																		
t _r	Rise time	$t_{dis} = 10 \text{ ns},$		G		21	42	115																				
tf	Fall time					25	50																					
Qg	Total gate charge					3.1	3.7																					
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, See Figure 3																						$V_{GS} = 5 V$,		0.5	0.6	nC
Q _{gd}	Gate-to-drain charge								1.9	2.3																		
L _D	Internal drain inductance					5		-11																				
LS	Internal source inductance					5		nΗ																				
Rg	Internal gate resistance					0.25		Ω																				

thermal resistance

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (see Note 4)	All outputs with equal power		90		°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance	All outputs with equal power		27		C/VV

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink

PARAMETER MEASUREMENT INFORMATION




[†] I_{RM} = maximum recovery current

NOTE A: The above waveform is representative of Z4, Z5, Z6, D1, D2, and D3 in shape only.

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $t_O = 50 \Omega$.

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 3$ A.

Energy test level is defined as $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times f_{av}}{2} = 18 \text{ mJ}.$

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE VS JUNCTION TEMPERATURE 2.5 VDS = VGS IDS = 1 mA IDS = 100 μA 1.5 0.5 -40 - 20 0 20 40 60 80 100 120 140 160 TJ - Junction Temperature - °C

Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6

TYPICAL CHARACTERISTICS

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7

ID - Drain-to-Source Current - A

DRAIN-TO-SOURCE CURRENT DRAIN-TO-SOURCE VOLTAGE




Figure 8

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

DRAIN-TO-SOURCE CURRENT




Figure 10

TYPICAL CHARACTERISTICS




Figure 11

DRAIN-TO-SOURCE AND GATE-TO-SOURCE VOLTAGE




Figure 13

SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 12

REVERSE RECOVERY TIME





Figure 14

THERMAL INFORMATION


†Less than 2% duty cycle

Figure 15



THERMAL INFORMATION

NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE† vs PULSE DURATION



 $\ensuremath{^{\dagger}}$ Device mounted on FR4 printed-circuit board with no heat sink

 $\begin{array}{ll} \text{NOTES:} & Z_{\theta A}(t) = r(t) \; R_{\theta J A} \\ & t_W = \text{pulse duration} \\ & t_C = \text{cycle time} \\ & d = \text{duty cycle} = t_W/t_C \\ \end{array}$

Figure 17



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated