
### TPIC5322L 3-CHANNEL INDEPENDENT LOGIC-LEVEL POWER DMOS ARRAY


SLIS034A - JUNE 1994 - REVISED NOVEMBER 1994



DMOS array that consists of three electrically isolated independent N-channel enhancement-mode DMOS transistors.

The TPIC5322L is offered in a standard 16-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.

### schematic



## absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>	
Source-to-GND voltage	100 V
Drain-to-GND voltage	100 V
Gate-to-source voltage, V <sub>GS</sub>	$\dots \dots \pm 20 \; V$
Continuous drain current, each output, all outputs on, T <sub>C</sub> = 25°C	1 A
Continuous source-to-drain diode current, T <sub>C</sub> = 25°C	1 A
Pulsed drain current, each output, I <sub>max</sub> , T <sub>C</sub> = 25°C (see Note 1 and Figure 15)	3 A
Single-pulse avalanche energy, E <sub>AS</sub> , T <sub>C</sub> = 25°C (see Figure 4)	40.5 mJ
Continuous total power dissipation at (or below) T <sub>C</sub> = 25°C	1.09 W
Operating virtual junction temperature range, T <sub>J</sub>	
Operating case temperature range, T <sub>C</sub>	40°C to 125°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms and duty cycle = 2%.



SLIS034A - JUNE 1994 - REVISED NOVEMBER 1994

# electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I <sub>D</sub> = 250 μA,	V <sub>GS</sub> = 0	60			V
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA, See Figure 5	$V_{DS} = V_{GS}$ ,	1.5	1.85	2.2	V
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage (across D1, D2, and D3)	Drain-to-GND curren	t = 250 μA	100			V
V <sub>DS(on)</sub>	Drain-to-source on-state voltage	I <sub>D</sub> = 1 A, See Notes 2 and 3	$V_{GS} = 5 V$ ,		0.45	0.525	V
V <sub>F</sub> (SD)	Forward on-state voltage, source-to-drain	I <sub>S</sub> = 1 A, V <sub>GS</sub> = 0, See Notes 2 and 3 and Figure 12			0.85	1	V
٧F	Forward on-state voltage, GND-to-drain	I <sub>D</sub> = 1 A			3.7		V
Inco	Zero-gate-voltage drain current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0	T <sub>C</sub> = 25°C		0.05	1	μA
IDSS			T <sub>C</sub> = 125°C		0.5	10	μΑ
IGSSF	Forward gate current, drain short circuited to source	V <sub>GS</sub> = 16 V,	V <sub>DS</sub> = 0		10	100	nA
I <sub>GSSR</sub>	Reverse gate current, drain short circuited to source	V <sub>SG</sub> = 16 V,	V <sub>DS</sub> = 0		10	100	nA
1	Lookaga aurrant drain to CND	\/p a \	T <sub>C</sub> = 25°C		0.05	1	
likg	Leakage current, drain-to-GND	V <sub>DGND</sub> = 48 V	T <sub>C</sub> = 125°C		0.5	10	μΑ
rpo()	Static drain-to-source on-state resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 1 A, See Notes 2 and 3 and Figures 6 and 7	T <sub>C</sub> = 25°C		0.45	0.525	Ω
rDS(on)	Static drain-to-source off-state resistance		T <sub>C</sub> = 125°C		0.7	0.78	22
9fs	Forward transconductance	V <sub>DS</sub> = 10 V, See Notes 2 and 3 ar	I <sub>D</sub> = 0.5 A, nd Figure 9	1	1.24		S
C <sub>iss</sub>	Short-circuit input capacitance, common source				135	170	
Coss	Short-circuit output capacitance, common source	V <sub>DS</sub> = 25 V,	$V_{GS} = 0$ ,		80	100	pF
C <sub>rss</sub>	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz,	See Figure 11		30	40	۲,

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum.

# source-to-drain and GND-to-drain diode characteristics, $T_{\hbox{\scriptsize C}}$ = 25 $^{\circ}\hbox{\scriptsize C}$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
			Z1, Z2, Z3		35		200	
	$I_S = 0.5 A,$	D1, D2, D3	110		ns			
000	Total diada abarga	$V_{GS} = 0$ , See Figures 1 and 14	$di/dt = 100 A/\mu s$ ,	Z1, Z2,Z3		0.035		uС
Q <sub>RR</sub> Total diode charge		D1, D2, D2		0.35	·	μΟ		

<sup>3.</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

### resistive-load switching characteristics, T<sub>C</sub> = 25°C


	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT									
t <sub>d(on)</sub>	Turn-on delay time					21	42										
td(off)	Turn-off delay time	V <sub>DD</sub> = 25 V,	$R_L = 50 \Omega$ ,	$t_{en} = 10 \text{ ns},$		20	40	no									
t <sub>r</sub>	Rise time	$t_{dis} = 10 \text{ ns},$	See Figure 2	<b>G</b>		5	10	ns									
tf	Fall time	1				13	26										
Qg	Total gate charge					3.1	3.8										
Q <sub>gs(th)</sub>	Threshold gate-to-source charge	V <sub>DS</sub> = 48 V, See Figure 3										$I_D = 0.5 A,$	$V_{GS} = 5 V$ ,		0.4	0.5	nC
Q <sub>gd</sub>	Gate-to-drain charge					1.3	1.6										
L <sub>D</sub>	Internal drain inductance					5		nH									
LS	Internal source inductance					5		пп									
Ra	Internal gate resistance					0.25		Ω									

### thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (see Note 4)	All outputs with equal power		115		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance			32		°C/W

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink

### PARAMETER MEASUREMENT INFORMATION




<sup>†</sup> I<sub>RM</sub> = maximum recovery current NOTE A: The above waveform is representative of D1, D2, and D3 in shape only.

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



### PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $z_0 = 50 \ \Omega$ .

B. Input pulse duration  $(t_W)$  is increased until peak current  $I_{AS} = 3$  A.


Energy test level is defined as E<sub>AS</sub> =  $\frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2}$  = 40.5 mJ.

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

### TYPICAL CHARACTERISTICS


# JUNCTION TEMPERATURE 2.5 VDS = VGS ID = 1 mA ID = 100 $\mu$ A 1.5 0.5 0 -40 -20 0 20 40 60 80 100 120 140 160 TJ - Junction Temperature - °C Figure 5


**GATE-TO-SOURCE THRESHOLD VOLTAGE** 



### **TYPICAL CHARACTERISTICS**

# 








Figure 10

### TYPICAL CHARACTERISTICS




Figure 11

**DRAIN-TO-SOURCE VOLTAGE AND** 

### **GATE-TO-SOURCE VOLTAGE GATE CHARGE** 80 16 $I_D = 0.5 A$ T<sub>J</sub> = 25°C 70 See Figure 3 V<sub>DS</sub> – Drain-to-Source Voltage – V /GS - Gate-to-Source Voltage -60 12 50 10 $V_{DD} = 20 V$ 40 $V_{DD} = 30 V$ 30 20 $V_{DD} = 48 V$ 10 2 V<sub>DD</sub> = 20 V 0 0 0.5 0 1.5 2 2.5 3 Q<sub>q</sub> - Gate Charge - nC Figure 13






Figure 12



### THERMAL INFORMATION



†Less than 2% duty cycle

Figure 15





Figure 16



### THERMAL INFORMATION

# D PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heat sink

 $\begin{aligned} \text{NOTES:} \quad Z_{\theta A}(t) &= r(t) \; R_{\theta JA} \\ t_W &= \text{pulse duration} \\ t_C &= \text{cycle time} \\ d &= \text{duty cycle} = t_W t_C \end{aligned}$ 

Figure 17

### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated