SLIS035B - JUNE 1994 - REVISED SEPTEMBER 1995


<ul> <li>Low r<sub>DS(on)</sub> 0.6 Ω Typ</li> <li>High-Voltage Outputs 60 V</li> </ul>	D PACKAGE (TOP VIEW)
Pulsed Current 2.25 A Per Channel	
<ul> <li>Fast Commutation Speed</li> </ul>	GATE2 2 7 GND
<ul> <li>Direct Logic-Level Interface</li> </ul>	SOURCE2 🛛 3 🛛 6 🗍 DRAIN
-	SOURCE3 4 5 GATE3

#### description

The TPIC3322L is a monolithic logic-level power DMOS transistor array that consists of three isolated N-channel enhancement-mode DMOS transistors configured with a common drain and open sources.

The TPIC3322L is offered in a standard 8-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### schematic diagram



#### absolute maximum ratings over operating case temperature range (unless otherwise noted)<sup>†</sup>

Drain-to-source voltage, V <sub>DS</sub>	
Drain-to-GND voltage	
Gate-to-source voltage, V <sub>GS</sub> ±20 V	
Continuous drain current, each output, all outputs on, T <sub>C</sub> = 25°C 0.75 A	١
Continuous source-to-drain diode current, $T_C = 25^{\circ}C$	١
Pulsed drain current, each output, I <sub>max</sub> , T <sub>C</sub> = 25°C (see Note 1 and Figure 15) 2.25 A	١
Single-pulse avalanche energy, $E_{AS}$ , $T_C = 25^{\circ}C$ (see Figure 4)	J
Continuous total power dissipation at (or below) $T_C = 25^{\circ}C$ (see Figure 15) 0.95 W	Ι
Operating virtual junction temperature range, T <sub>J</sub>	)
Operating case temperature range, T <sub>C</sub> 40°C to 125°C	)
Storage temperature range, T <sub>stg</sub>	)
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 NOTE 1: Pulse duration = 10 ms and duty cycle = 2%.

SLIS035B - JUNE 1994 - REVISED SEPTEMBER 1995

## electrical characteristics, $T_C$ = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I <sub>D</sub> = 250 μA,	$V_{GS} = 0$	60			V
VGS(th)	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA,	V <sub>DS</sub> = V <sub>GS</sub>	1.5	1.85	2.2	V
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage (across D1)	Drain-to-GND current = 250 μA		100			V
V <sub>DS(on)</sub>	Drain-to-source on-state voltage	I <sub>D</sub> = 0.75 A, See Notes 2 and 3	V <sub>GS</sub> = 5 V,		0.45	0.53	V
VF	Forward on-state voltage, GND-to-drain	I <sub>D</sub> = 0.75 A, See Notes 2 and 3			1.8		V
V <sub>F(SD)</sub>	Forward on-state voltage, source-to-drain	I <sub>S</sub> = 0.75 A, See Notes 2 and 3 ar	V <sub>GS</sub> = 0, nd Figure 12		0.85	1	V
1	Zero-gate-voltage drain current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0	T <sub>C</sub> = 25°C		0.05	1	μA
IDSS			T <sub>C</sub> = 125°C		0.5	10	
IGSSF	Forward gate current, drain short circuited to source	V <sub>GS</sub> = 16 V,	$V_{DS} = 0$		10	100	nA
IGSSR	Reverse gate current, drain short circuited to source	V <sub>SG</sub> = 16 V,	$V_{DS} = 0$		10	100	nA
1	Leakage current, drain-to-GND	V <sub>DGND</sub> = 48 V	$T_C = 25^{\circ}C$		0.05	1	μA
llkg	Leakage current, drain-to-GND	VDGND = 48 V	T <sub>C</sub> = 125°C		0.5	10	
<b>1</b> 00( )	Static drain-to-source on-state resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 0.75 A,	T <sub>C</sub> = 25°C		0.6	0.7	Ω
rDS(on)	S(on) Static drain-to-source on-state resistance See Notes 2 and 3 and Figures 6 and 7	T <sub>C</sub> = 125°C		0.94	1	52	
9fs	Forward transconductance	V <sub>DS</sub> = 10 V, See Notes 2 and 3 ar	I <sub>D</sub> = 0.5 A, nd Figure 9	0.75	0.9		S
C <sub>iss</sub>	Short-circuit input capacitance, common source				115	145	pF
C <sub>OSS</sub>	Short-circuit output capacitance, common source		V <sub>GS</sub> = 0, See Figure 11		60	75	
C <sub>rss</sub>	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,			30	40	Ч

NOTES: 2. Technique should limit T<sub>J</sub> – T<sub>C</sub> to 10°C maximum.
 3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

# source-to-drain and GND-to-drain diode characteristics, $T_C$ = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
			Z1, Z2, Z3		30		ns	
	$I_S = 0.375 \text{ A},$ di/dt = 100 A/ $\mu$ s, See Figures 1 and 14	V <sub>GS</sub> = 0, V <sub>DS</sub> = 48 V, 14	D1		85			
			Z1, Z2, Z3		0.03			
QRR	CRR Total diode charge			D1		0.19		μC



SLIS035B - JUNE 1994 - REVISED SEPTEMBER 1995

### resistive-load switching characteristics, $T_C = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
<sup>t</sup> d(on)	Turn-on delay time					8	16	
<sup>t</sup> d(off)	Turn-off delay time	V <sub>DD</sub> = 25 V,		t <sub>r1</sub> = 10 ns,		12	24	ns
t <sub>r2</sub>	Rise time	t <sub>f1</sub> = 10 ns,				14	28	115
t <sub>f2</sub>	Fall time	1				13	26	
Qg	Total gate charge					1.8	2.3	
Q <sub>gs(th)</sub>	Threshold gate-to-source charge	V <sub>DS</sub> = 48 V, See Figure 3	I <sub>D</sub> = 0.375 A,	V <sub>GS</sub> = 5 V,		0.4	0.5	nC
Q <sub>gd</sub>	Gate-to-drain charge					1.1	1.4	
LD	Internal drain inductance					5		
LS	Internal source inductance					5		nH
Rg	Internal gate resistance					0.25		Ω

### thermal resistance

	PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance, See Note 4	All outputs with equal power		130		°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance			44		

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink.


### PARAMETER MEASUREMENT INFORMATION



NOTE A. The above waveform represents D1 in shape only.

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode

SLIS035B - JUNE 1994 - REVISED SEPTEMBER 1995



### PARAMETER MEASUREMENT INFORMATION

NOTE A: CL includes probe and jig capacitance.








Figure 3. Gate-Charge Test Circuit and Voltage Waveform



SLIS035B – JUNE 1994 – REVISED SEPTEMBER 1995






### TYPICAL CHARACTERISTICS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SLIS035B - JUNE 1994 - REVISED SEPTEMBER 1995



### **TYPICAL CHARACTERISTICS**


SLIS035B - JUNE 1994 - REVISED SEPTEMBER 1995








SLIS035B - JUNE 1994 - REVISED SEPTEMBER 1995



#### THERMAL INFORMATION



SLIS035B - JUNE 1994 - REVISED SEPTEMBER 1995



THERMAL INFORMATION

<sup>†</sup> Device mounted on FR4 printed-circuit board with no heat sink.

NOTE A:  $Z_{\theta A}(t) = r(t) R_{\theta JA}$ 

t<sub>W</sub> = pulse duration

t<sub>C</sub> = cycle time

d = duty cycle =  $t_W/t_C$ 

Figure 17



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated