TPIC2322L 3-CHANNEL COMMON-SOURCE LOGIC-LEVEL POWER DMOS ARRAY

SLIS036A - JUNE 1994 - REVISED OCTOBER 1994


 Low r_{DS(on)} . . . 0.6 Ω Typ **D PACKAGE** (TOP VIEW) High-Voltage Outputs . . . 60 V Pulsed Current . . . 2.25 A Per Channel DRAIN1 8 GATE1 **Fast Commutation Speed** SOURCE/GND GATE2 DRAIN2 [6 SOURCE/GND Direct Logic-Level Interface DRAIN3 GATE3 5

description

The TPIC2322L is a monolithic logic-level power DMOS array that consists of three electrically isolated N-channel enhancement-mode DMOS transistors configured with a common source and open drains.

The TPIC2322L is offered in a standard eight-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature range of -40° C to 125° C.

schematic



absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Gate-to-GND voltage	100 V
Drain-to-GND voltage	100 V
Gate-to-source voltage, V _{GS}	±20 V
Continuous drain current, each output, all outputs on, T _C = 25°C	0.75 A
Continuous source-to-drain diode current, T _C = 25°C	0.75 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	2.25 A
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figure 4)	30.4 mJ
Continuous total power dissipation at (or below) T _C = 25°C (see Figure 15)	0.95 W
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	–40°C to 125°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms and duty cycle = 2%.



SLIS036A - JUNE 1994 - REVISED OCTOBER 1994

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	$I_D = 250 \mu A$,	V _{GS} = 0	60			V
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.85	2.2	V
V _(BR)	Reverse drain to GND breakdown voltage	Drain to GND current	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 0.75 A, See Notes 2 and 3	$V_{GS} = 5 V$,		0.45	0.53	V
V _F (SD)	Forward on-state voltage, source-to-drain	I _S = 0.75 A, V _{GS} = 0 See Notes 2 and 3 and Figure 12			0.85	1	V
1	Zana mata walta na dania ammant	1 50 '	T _C = 25°C		0.05	1	^
IDSS	Zero-gate-voltage drain current		T _C = 125°C		0.5	10	μΑ
IGSSF	Forward gate current, drain short circuited to source	V _{GS} = 16 V,	V _{DS} = 0		10	100	nA
IGSSR	Reverse gate current, drain short circuited to source	V _{SG} = 16 V,	V _{DS} = 0		10	100	nA
l	Lookaga aurrant drain to CND	\/DOND = 48 \/	T _C = 25°C		0.05	1	
l _{lkg}	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 125°C		0.5	10	μΑ
rDS(on)	Static drain-to-source on-state resistance	V _{GS} = 5 V, I _D = 0.75 A, See Notes 2 and 3 and Figures 6 and 7	T _C = 25°C		0.6	0.7	Ω
			T _C = 125°C		0.94	1	22
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 ar	I _D = 0.5 A, nd Figure 9	0.75	0.9		S
C _{iss}	Short-circuit input capacitance, common source				115	145	
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 25 V,	$V_{GS} = 0$,		60	75	рF
C _{rss}	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,	See Figure 11		30	40	Ρ'

source-to-drain diode characteristics, $T_C = 25^{\circ}C$ (see schematic diagram)

	PARAMETER	TEST C	MIN	TYP	MAX	UNIT	
t _{rr}	Reverse-recovery time	I _F = 0.375 A,	V _{DS} = 48 V,		85		ns
Q _{RR}	Total diode charge	di/dt = 100 A/μs,	See Figures 1 and 14		0.19		μC

NOTES: 2. Technique should limit T_J – T_C to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

resistive-load switching characteristics, T_C = 25°C


	PARAMETER	TEST CONDITIONS				TYP	MAX	UNIT
t _{d(on)}	Turn-on delay time					21	42	
td(off)	Turn-off delay time	V _{DD} = 25 V,	$R_L = 67 \Omega$,	$t_{en} = 10 \text{ ns},$		26	52	ns
t _r	Rise time		See Figure 2			14	28	115
t _f	Fall time					13	26	
Qg	Total gate charge					1.8	2.3	
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, I _D See Figure 3		V _G S = 5 V,		0.4	0.5	nC
Q _{gd}	Gate-to-drain charge		o i igaio o			1.1	1.4	
L _D	Internal drain inductance					5		-11
LS	Internal source inductance					5		nΗ
Rg	Internal gate resistance					0.25		Ω

thermal resistance

	PARAMETER	TEST CONDITIONS			MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance, See Note 4	All outputs with equal power		130		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	Ι		44		°C/W

NOTE 4: Package mounted on an FR4 printed-circuit board with no heat sink.


PARAMETER MEASUREMENT INFORMATION



†I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $t_O = 50 \Omega$.

B. Input pulse duration (t_W) is increased until peak current IAS = 2.25 A.

Energy test level is defined as $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 30.4 \text{ mJ}.$

80 100 120 140 160

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS

JUNCTION TEMPERATURE 2.5 VGS(th) - Gate-to-Source Threshold Voltage - V $V_{DS} = V_{GS}$ 2 $I_D = 1 \text{ mA}$ 1.5 $I_D = 100 \, \mu A$ 0.5

40 60

T_J - Junction Temperature - °C

-40 -20

0

GATE-TO-SOURCE THRESHOLD VOLTAGE

Figure 5

0.3

-40 -20

JUNCTION TEMPERATURE 1.5 $I_D = 0.75 A$ DS(on) – Static Drain-to-Source On-State Resistance – Ω 1.2 0.9 $V_{GS} = 4.5 V$ **VGS = 5 V** 0.6

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

60

T_J - Junction Temperature - °C

80 100 120 140 160

20 40

0

TYPICAL CHARACTERISTICS

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7

DRAIN-TO-SOURCE VOLTAGE 2.25 △V_{GS} = 0.2 V T_J = 25°C 2 1.75 V_{GS} = 5 V V_{GS} = 4 V ⁻⁾ ID- Drain Current - A 1.5 1.25 1 0.75 **VGS = 3 V** 0.5 0.25 0 0 V_{DS} - Drain-to-Source Voltage - V

DRAIN CURRENT

Figure 8

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

DRAIN CURRENT vs




Figure 10

TYPICAL CHARACTERISTICS




Figure 11

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE




Figure 13

SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 12

REVERSE-RECOVERY TIME






Figure 14

THERMAL INFORMATION




†Less than 2% duty cycle

Figure 15



THERMAL INFORMATION

D PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heat sink.

 $\begin{aligned} \text{NOTES:} \quad Z_{\theta A}(t) &= r(t) \; R_{\theta JA} \\ \quad t_W &= \text{pulse duration} \\ \quad t_C &= \text{cycle time} \\ \quad d &= \text{duty cycle} = t_W / t_C \end{aligned}$

Figure 17



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated