SLIS037 - NOVEMBER 1994

Low r_{DS(on)} . . . 0.23 Ω Typ
 High Voltage Output . . . 60 V


P Extended ESD Capability . . . 4000 V

Pulsed Current . . . 11.25 A Per Channel

Fast Commutation Speed

description


The TPIC1301 is a monolithic gate-protected power DMOS array that consists of six electrically isolated N-channel enhancement-mode DMOS transistors configured as three half H-bridges. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition



occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC1301 is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of -40° C to 125°C.

schematic



NOTE: For correct operation, no terminal pin may be taken below GND.



TPIC1301 3-HALF H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY

SLIS037 - NOVEMBER 1994

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-GND voltage, V _{DG}	100 V
Drain-to-source voltage, V _{DS}	60 V
Output-to-GND voltage	
SOURCE4, SOURCE6-to-GND voltage	60 V
Gate-to-source voltage range, V _{GS}	9 V to 18 V
Continuous drain current, each output, T _C = 25°C	
Continuous source-to-drain diode current, T _C = 25°C	2.25 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	11.25 A
Continuous gate-to-source zener-diode current, T _C = 25°C	±50 mA
Pulsed gate-to-source zener-diode current, T _C = 25°C	±500 mA
Single-pule avalanche energy, E_{AS} , $T_{C} = 25^{\circ}C$ (see Figures 4, 15, and 16)	17.2 mJ
Continuous total dissipation, T _C = 25°C (see Figure 15)	1.39 W
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	40°C to 125°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



SLIS037 – NOVEMBER 1994

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V
V _{GS(th)}	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.75	2.2	V
V _(BR) GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V _(BR) SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1 – D5)	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 2.25 A, See Notes 2 and 3	V _{GS} = 10 V,		0.52	0.62	٧
V _{F(SD)}	Forward on-state voltage, source-to-drain	I _S = 2.25 A, V _{GS} = 0 (Z1–Z6), See Notes 2 and 3 and Figure 12			1	1.2	V
VF	Forward on-state voltage, GND-to-drain	I _D = 2.25 A (D1-D5) See Notes 2 and 3			5		V
1	Drain current-gate shorted to source	V _{DS} = 48 V, V _{GS} = 0	$T_C = 25^{\circ}C$		0.05	1	μΑ
IDSS	Drain current-gate shorted to source		T _C = 125°C		0.5	10	μΛ
I _{GSSF}	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	V _{DS} = 0		20	200	nA
I _{GSSR}	Reverse-gate current, drain short circuited to source	V _{SG} = 5 V,	V _{DS} = 0		10	100	nA
l	Leakage current, drain-to-GND	\/ 49 \/	T _C = 25°C		0.05	1	μА
llkg	Gate shorted to source	V _{DGND} = 48 V	T _C = 125°C		0.5	10	μΑ
			T _C = 25°C		0.23	0.275	Ω
^r DS(on)			T _C = 125°C		0.35	0.4	44
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 ar	I _D = 1.125 A, nd Figure 9	1.6	2.21		Ø
C _{iss}	Short-circuit input capacitance, common source				200	250	
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 25 V,	$V_{GS} = 0$,		175	220	рF
C _{rss}	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,	See Figure 11		40	75	r'

NOTES: 2. Technique should limit T_J – T_C to 10°C maximum.

source-to-drain and GND-to-drain diode characteristics, $T_{\hbox{\scriptsize C}}$ = 25 $^{\circ}\hbox{\scriptsize C}$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
t _{rr}	Reverse-recovery time	Is = 1.125 A,	V _{DS} = 48 V,	Z1, Z2, and Z3		50		ns
Q _{RR}	Total diode charge	V _{GS} = 0, See Figures 1 and 14	di/dt = 100 A/μs,	21, 22, and 23		65		nC

^{3.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

TPIC1301 3-HALF H-BRIDGE GATE-PROTECTED **POWER DMOS ARRAY**

SLIS037 - NOVEMBER 1994

resistive-load switching characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT															
td(on)	Turn-on delay time					25	50																
td(off)	Turn-off delay time	V _{DD} = 25 V,	V _{DD} = 25 V,	V _{DD} = 25 V,	$V_{DD} = 25 \text{ V},$	V _{DD} = 25 V,	$V_{DD} = 25 \text{ V},$	$V_{DD} = 25 \text{ V}, R_{I} = 20 \Omega,$	$R_L = 20 \Omega$,	$t_{en} = 10 \text{ ns},$		25	50	ns									
t _r	Rise time	$t_{dis} = 10 \text{ ns},$		U		15	30	115															
tf	Fall time					7	15																
Qg	Total gate charge					6.2	7.4																
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, See Figure 3																$I_D = 1.125 A,$	$V_{GS} = 10 \text{ V},$		0.7	0.8	nC
Q _{gd}	Gate-to-drain charge					2.4	2.9																
L _D	Internal drain inductance					5		nH															
LS	Internal source inductance					5		ПΠ															
Rg	Internal gate resistance		_			0.25		Ω															


thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		90		°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		45		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		28		°C/W

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.
5. Package mounted on a 24 in², 4-layer FR4 printed-circuit board.


- 6. Package mounted in intimate contact with infinite heatsink.
- 7. All outputs with equal power

PARAMETER MEASUREMENT INFORMATION



† I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate-Charge Test Circuit and Voltage Waveform



NOTES: A. The pulse generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50 \Omega$.


B. Input pulse duration (t_W) is increased until peak current I_{AS} = 11.25 A.

Energy test level is defined as $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2}$

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE



STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE





Figure 6

Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



DRAIN CURRENT vs




Figure 8

TYPICAL CHARACTERISTICS




Figure 9




Figure 11

DRAIN CURRENT GATE-TO-SOURCE VOLTAGE 10 $T_{.J} = -40^{\circ}C$ 9 $T_J = 25^{\circ}C$ $T_J = 75^{\circ}C$ 8 7 ID - Drain Current - A TJ = 125°C 6 T_J = 150°C 5 3 2

Figure 10

4


5

VGS - Gate-to-Source Voltage - V

6 7

8

9 10





0

0

1

2

TYPICAL CHARACTERISTICS

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE

GATE CHARGE 60 12 $I_D = 1.125 A$ $T_J = 25^{\circ}C$ See Figure 3 50 10 VDS - Drain-to-Source Voltage - V V_{GS} – Gate-to-Source Voltage – V $V_{DD} = 20 V$ 40 8 $V_{DD} = 30 V$ 30 6 20 $V_{DD} = 48 V$ 10 2 V_{DD} = 20 V 0 0 2 3 4 5 7 8 Q_g - Gate Charge - nC

Figure 13

REVERSE RECOVERY TIME





Figure 14



THERMAL INFORMATION


MAXIMUM DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE



[†]Less than 2% duty cycle

Figure 15

MAXIMUM PEAK AVALANCHE CURRENT vs




TEXAS INSTRUMENTS

[‡] Device mounted on FR4 printed-circuit board with no heatsink.

[§] Device mounted in intimate contact with infinite heatsink.

THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink

NOTE A. $Z_{\theta B}(t) = r(t) R_{\theta JB}$ $t_W = \text{pulse duration}$ $t_C = \text{cycle time}$ $d = \text{duty cycle} = t_W/t_C$

Figure 17



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated