
- Low r_{DS(on)} . . . 0.23 Ω Typ
- High Voltage Output . . . 60 V
- Extended ESD Capability . . . 4000 V
- Pulsed Current . . . 11.25 A Per Channel
- Fast Commutation Speed


description

The TPIC5403 is a monolithic gate-protected power DMOS array that consists of four independent electrically isolated N-channel enhancement-mode DMOS transistors. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.



The TPIC5403 is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of -40° C to 125° C.

schematic



NOTE A: For correct operation, no terminal may be taken below GND.

TPIC5403 4-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY

SLIS038A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage	100 V
Drain-to-GND voltage	100 V
Gate-to-source voltage range, V _{GS}	9 V to 18 V
Continuous drain current, each output, T _C = 25°C	2.25 A
Continuous source-to-drain diode current, T _C = 25°C	2.25 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	11.25 A
Continuous gate-to-source zener diode current, T _C = 25°C	±50 mA
Pulsed gate-to-source zener diode current, T _C = 25°C	±500 mA
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4, 15, and 16)	17.2 mJ
Continuous total power dissipation, $T_C = 25^{\circ}C$ (see Figure 15)	1.39 W
Operating virtual junction temperature range, T _J	. −40°C to 150°C
Operating case temperature range, T _C	. −40°C to 125°C
Storage temperature range, T _{stq}	. −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V	
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.75	2.2	V	
V _(BR) GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V	
V _(BR) SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V	
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2, D3, and D4)	Drain-to-GND curren	t = 250 μA	100			V	
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 2.25 A, See Notes 2 and 3	V _{GS} = 10 V,		0.5	0.62	V	
V _F (SD)	Forward on-state voltage, source-to-drain	I _S = 2.25 A, V _{GS} = 0 (Z1, Z2, Z3, Z4), See Notes 2 and 3 and Figure 12			0.9	1.1	V	
٧ _F	Forward on-state voltage, GND-to-drain	I _D = 2.25 A (D1, D2, D3, D4), See Notes 2 and 3			2.5		V	
IDSS	Zero-gate-voltage drain current	V _{DS} = 48 V, V _{GS} = 0	T _C = 25°C		0.05	1	^	
			T _C = 125°C		0.5	10	μΑ	
IGSSF	Forward gate current, drain short circuited to source	V _{GS} = 15 V,	V _{DS} = 0		20	200	nA	
I _{GSSR}	Reverse gate current, drain short circuited to source	V _{SG} = 5 V,	V _{DS} = 0		10	100	nA	
l	Lookaga autront drain to CND	V _{DGND} = 48 V	T _C = 25°C		0.05	1		
llkg	Leakage current, drain-to-GND	VDGND = 46 V	T _C = 125°C		0.5	10	μΑ	
u	Static drain-to-source on-state resistance	$V_{GS} = 10 \text{ V},$ $I_{D} = 2.25 \text{ A},$	T _C = 25°C		0.23	0.27	Ω	
^r DS(on)	otatio drain to source on state resistance	See Notes 2 and 3	See Notes 2 and 3 and Figures 6 and 7	T _C = 125°C		0.35	0.4	22
9fs	Forward transconductance	V _{DS} = 15 V, I _D = 1.125 A, See Notes 2 and 3 and Figure 9		1.6	2.1		S	
C _{iss}	Short-circuit input capacitance, common source		-		200	250		
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 25 V, f = 1 MHz,	$V_{DS} = 25 \text{ V}, V_{GS}$	$V_{GS} = 0$,		100	175	рF
C _{rss}	Short-circuit reverse-transfer capacitance, common source		See Figure 11		60	75	P'	

source-to-drain and GND-to-drain diode characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
	Dayoraa raaayam, tima			Z1, Z2, Z3, and Z4		80		
t _{rr} Reverse-recovery time	$I_S = 1.125 \text{ A}, \qquad V_{DS} = 48 \text{ V},$	D1, D2, D3, and D4		160		ns		
000	Total diada abarga	V _G S = 0, di/dt = 100 A/μs, Z	Z1, Z2, Z3, and Z4		0.12		uС	
Q _{RR} Total diode charge			D1, D2, D3, and D4		0.5		μΟ	

NOTES: 2. Technique should limit T_J – T_C to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

TPIC5403 4-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY

SLIS038A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

resistive-load switching characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS				TYP	MAX	UNIT									
t _{d(on)}	Turn-on delay time	V _{DD} = 25 V,				32	55										
td(off)	Turn-off delay time		$V_{DD} = 25 \text{ V},$	V _{DD} = 25 V,	$V_{DD} = 25 \text{ V},$	$V_{DD} = 25 \text{ V}, R_{I} = 20 \Omega, t_{r}$	$t_{r1} = 10 \text{ ns},$		27	50	ns						
t _{r2}	Rise time	$t_{f1} = 10 \text{ ns},$	See Figure 2			14	30	115									
t _{f2}	Fall time					7	15										
Qg	Total gate charge	V _{DS} = 48 V, See Figure 3				6.6	8										
Q _{gs(th)}	Threshold gate-to-source charge											$I_D = 1.125 A,$	$V_{GS} = 10 \text{ V},$		0.6	0.7	nC
Q _{gd}	Gate-to-drain charge					2.8	3.2										
L _D	Internal drain inductance					5		nH									
LS	Internal source inductance					5		пп									
Rg	Internal gate resistance					0.25		Ω									

thermal resistance


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		90		°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		49		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		28		°C/W

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink

- 5. Package mounted on a 24 inch², 4-layer FR4 printed-circuit board
- 6. Package mounted in intimate contact with infinite heatsink
- 7. All outputs with equal power




PARAMETER MEASUREMENT INFORMATION



[†]I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms



[‡] The above waveform is representative of D1, D2, D3, and D4 in shape only.

PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate-Charge Test Circuit and Voltage Waveform



NOTES: A. The pulse generator has the following characteristics: $t_{\Gamma} \le 10$ ns, $t_{f} \le 10$ ns, $t_{Q} = 50 \ \Omega$. B. Input pulse duration (t_{W}) is increased until peak current $I_{AS} = 11.25 \ A$.

Energy test level is defined as
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 17.2 \text{ mJ}.$$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms



TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE vs




Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE





Figure 6

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




Figure 8



Drain Current – A


۵

TYPICAL CHARACTERISTICS

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE 50 Total Number of Units = 688 45 V_{DS} = 15 V $I_D = 1.125 A$ 40 T_J = 25°C Percentage of Units – % 35 30 25 20 15 10 5 2.050 2.075 2.125 1.975 2.150 2.2 7.

Figure 9

gfs - Forward Transconductance - S



DRAIN CURRENT GATE-TO-SOURCE VOLTAGE 10 $T_J = 40^{\circ}C$ = 125°C 9 T_J = 25°C 8 T_J = 75°C T_J = 150°C - Drain Current - A 7 6 5 3 2 0 0 1 2 4 5 10 3 6

Figure 10

VGS - Gate-to-Source Voltage - V




Figure 12



TYPICAL CHARACTERISTICS

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE

GATE CHARGE




Figure 13

REVERSE-RECOVERY TIME


REVERSE di/dt 175 V_{DS} = 48 V $V_{GS} = 0$ I_S = 1.125 A T_J = 25°C 150 trr - Reverse-Recovery Time - ns See Figure 1 125 D1, D2, D3, and D4 100 75 50 Z1, Z2, Z3, and Z4 25 100 0 200 300 400 500 600 Reverse di/dt - A/µs

Figure 14



THERMAL INFORMATION


MAXIMUM DRAIN CURRENT DRAIN-TO-SOURCE VOLTAGE



[†]Less than 2% duty cycle

Figure 15

MAXIMUM PEAK AVALANCHE CURRENT TIME DURATION OF AVALANCHE






[‡] Device mounted in intimate contact with infinite heatsink.

[§] Device mounted on FR4 printed circuit board with no heatsink.

THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE

PULSE DURATION



† Device mounted on 24in², 4-layer FR4 printed-circuit board with no heatsink.

NOTE A: $Z_{\theta JB}(t) = r(t) R_{\theta JB}$ $t_W = pulse duration$ t_C = cycle time $d = duty cycle = t_W/t_C$

Figure 17



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated