SLIS039A - SEPTEMBER 1994 - REVISED SEPTEMBER 1995

- Low r_{DS(on)} . . . 0.4 Ω Typ
- High Voltage Output . . . 60 V
- Extended ESD Capability . . . 4000 V
- Pulsed Current . . . 5 A Per Channel
- Fast Commutation Speed

description


The TPIC5303 is a monolithic gate-protected power DMOS array that consists of three independent electrically isolated N-channel enhancement-mode DMOS transistors. Each transistor features integrated high-current zener

| D PACKAGE (TOP VIEW) | | | | | | | | |
|--|---|---|--|--|--|--|--|--|
| DRAIN2 DRAIN2 SOURCE2 SOURCE2 GATE2 DRAIN3 DRAIN3 GND | • 1 2 3 4 5 6 7 8 | 16 GATE1 15 SOURCE1 14 SOURCE1 13 DRAIN1 12 DRAIN1 11 SOURCE3 10 SOURCE3 9 GATE3 | | | | | | |

diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC5303 is offered in a standard 16-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature range of -40° C to 125° C.

schematic



NOTE A: For correct operation, no terminal pin may be taken below GND.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLIS039A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

absolute maximum ratings over operating case temperature range (unless otherwise noted)[†]

| Drain-to-source voltage, V _{DS} | |
|--|-------------|
| Source-to-GND voltage (Q1, Q2, and Q3) | |
| Drain-to-GND voltage (Q1, Q2, and Q3) | |
| Gate-to-source voltage range, V _{GS} – S | ∂ V to 18 V |
| Continuous drain current, each output, T _C = 25°C | 1.4 A |
| Continuous source-to-drain diode current, T _C = 25°C | 1.4 A |
| Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15) | |
| Continuous gate-to-source zener-diode current, T _C = 25°C | . ±50 mA |
| Pulsed gate-to-source zener-diode current, $T_C = 25^{\circ}C$ | ±500 mA |
| Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4, 15, and 16) | . 10.2 mJ |
| Continuous total power dissipation, $T_C = 25^{\circ}C$ (see Figure 15) | 1.08 W |
| Operating virtual junction temperature range, TJ | to 150°C |
| Operating case temperature range, T _C –40°C | |
| Storage temperature range, T _{stg} | to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



TPIC5303 3-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY SLIS039A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------------------|--|---|------------------------------------|-----|------|------|----------------|
| V(BR)DSX | Drain-to-source breakdown voltage | I _D = 250 μA, | $V_{GS} = 0$ | 60 | | | V |
| VGS(th) | Gate-to-source threshold voltage | I _D = 1 mA, See Figure 5 | V _{DS} = V _{GS,} | 1.5 | 1.8 | 2.2 | V |
| V(BR)GS | Gate-to-source breakdown voltage | I _{GS} = 250 μA | | 18 | | | V |
| V(BR)SG | Source-to-gate breakdown voltage | I _{SG} = 250 μA | | 9 | | | V |
| V _(BR) | Reverse drain-to-GND breakdown voltage (across D1, D2, D3) | Drain-to-GND curren | t = 250 μA | 100 | | | V |
| V _{DS(on)} | Drain-to-source on-state voltage | I _D = 1.4 A, See Notes 2 and 3 | V _{GS} = 10 V, | | 0.56 | 0.64 | V |
| VF(SD) | Forward on-state voltage, source-to-drain | $I_S = 1.4 \text{ A},$ $V_{GS} = 0 (Z1, Z2, Z3),$ See Notes 2 and 3 and Figure 12 | | | 0.9 | 1.1 | V |
| VF | Forward on-state voltage, GND-to-drain | I _D = 1.4 A (D1, D2, D3), See Notes 2 and 3 | | | 5 | | V |
| | Zero-gate-voltage drain current | $V_{DS} = 48 V,$ $V_{GS} = 0$ | $T_C = 25^{\circ}C$ | | 0.05 | 1 | μA |
| IDSS | Zero-gale-voltage drain current | | $T_C = 125^{\circ}C$ | | 0.5 | 10 | μΑ |
| IGSSF | Forward-gate current, drain short circuited to source | V _{GS} = 15 V, | $V_{DS} = 0$ | | 20 | 200 | nA |
| IGSSR | Reverse-gate current, drain short circuited to source | V _{SG} = 5 V, | $V_{DS} = 0$ | | 10 | 100 | nA |
| | Leakage current, drain-to-GND | V _{DGND} = 48 V | T _C = 25°C | | 0.05 | 1 | μA |
| likg | Leakage current, drain-to-GND | VDGND = 46 V | T _C = 125°C | | 0.5 | 10 | μΑ |
| rDS(on) Static drain- | Static drain-to-source on-state resistance | $\label{eq:GS} \begin{array}{l} V_{GS} = 10 \text{ V}, \\ I_D = 1.4 \text{ A}, \\ \text{See Notes 2 and 3} \\ \text{and Figures 6 and 7} \end{array}$ | T _C = 25°C | | 0.4 | 0.46 | Ω |
| | | | T _C = 125°C | | 0.62 | 0.66 | |
| 9fs | Forward transconductance | $V_{DS} = 15 V$, $I_D = 0.7 A$, See Notes 2 and 3 and Figure 9 | | 1 | 1.19 | | S |
| C _{iss} | Short-circuit input capacitance, common source | | | | 107 | 137 | |
| C _{oss} | Short-circuit output capacitance, common source | V _{DS} = 25 V, | $V_{GS} = 0,$ | | 71 | 89 | pF |
| C _{rss} | Short-circuit reverse transfer capacitance, common source | f = 1 MHz, | See Figure 11 | | 22 | 28 | ۲ ^۳ |

NOTES: 2. Technique should limit $T_J - T_C$ to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain and GND-to-drain diode characteristics, T_{C} = 25 $^{\circ}C$

| | PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT | |
|--|---|--|----------------|-----|-----|-----|------|--|
| | | | Z1, Z2, and Z3 | | 92 | | ns | |
| | $I_S = 0.7 A,$ $V_{GS} = 0,$ See Figures 1 and 14 | V _{DS} = 48 V, di/dt = 100 A/μs, | D1, D2, and D3 | | 244 | | | |
| | | | Z1, Z2, and Z3 | | 0.1 | | | |
| | Ŭ | D1, D2, and D3 | | 1.3 | | μC | | |



SLIS039A - SEPTEMBER 1994 - REVISED SEPTEMBER 1995

resistive-load switching characteristics, T_C = 25°C

| | PARAMETER | TEST CONDITIONS | | | MIN | TYP | MAX | UNIT |
|---------------------|---------------------------------|---|-------------------------------------|--------------------------|-----|------|------|------|
| td(on) | Turn-on delay time | | | | | 25 | 40 | |
| ^t d(off) | Turn-off delay time | V _{DD} = 25 V, t _{f1} = 10 ns, | $R_L = 36 \Omega$, See Figure 2 | t _{r1} = 10 ns, | | 27 | 40 | ns |
| t _{r2} | Rise time | | | | | 15 | 25 | 115 |
| t _{f2} | Fall time | | | | | 7 | 14 | |
| Qg | Total gate charge | | | | | 2.1 | 2.6 | |
| Q _{gs(th)} | Threshold gate-to-source charge | V _{DS} = 48 V, See Figure 3 | I _D = 0.7 A, | V _{GS} = 10 V, | | 0.3 | 0.38 | nC |
| Q _{gd} | Gate-to-drain charge | | | | | 1.2 | 1.5 | |
| LD | Internal drain inductance | | | | | 5 | | |
| LS | Internal source inductance | | | | | 5 | | nH |
| Rg | Internal gate resistance | | | | | 0.25 | | Ω |

thermal resistance


| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|--|-------------------|-----|-----|-----|------|
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | See Notes 4 and 7 | | 115 | | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | See Notes 5 and 7 | | 64 | | °C/W |
| $R_{\theta JP}$ | Junction-to-pin thermal resistance | See Notes 6 and 7 | | 33 | | |

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.

5. Package mounted on a 24 inch², 4-layer FR4 printed-circuit board.

6. Package mounted in intimate contact with infinite heatsink.

7. All outputs with equal power



PARAMETER MEASUREMENT INFORMATION

[†]I_{RM} = maximum recovery current


[‡] The above waveform is representative of D1, D2, and D3 in shape only.

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



SLIS039A - SEPTEMBER 1994 - REVISED SEPTEMBER 1995

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT NOTE A: CL includes probe and jig capacitance.







Figure 3. Gate-Charge Test Circuit and Waveform




SLIS039A - SEPTEMBER 1994 - REVISED SEPTEMBER 1995



PARAMETER MEASUREMENT INFORMATION

tav = avalanche time.






TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SLIS039A - SEPTEMBER 1994 - REVISED SEPTEMBER 1995

TYPICAL CHARACTERISTICS





THERMAL INFORMATION




[†]Less than 2% duty cycle

[‡] Device mounted on FR4 printed-circuit board with no heatsink. § Device mounted in intimate contact with infinite heatsink.

Figure 15


MAXIMUM PEAK AVALANCHE CURRENT vs





THERMAL INFORMATION





T Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink NOTE A: $Z_{\theta JB}(t) = r(t) R_{\theta JB}$ $t_{W} = pulse duration$

t_C = cycle time

 $d = duty cycle = t_W/t_C$

Figure 17



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated