### TPIC5223L 2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

8

6

DRAIN1

**SOURCE2** 

7 GATE1

5 NC

**D PACKAGE** 

(TOP VIEW)

2

3

4

- Low r<sub>DS(on)</sub> . . . 0.38 Ω Тур
- Voltage Output . . . 60 V
- Input Protection Circuitry . . . 18 V
- Pulsed Current . . . 3 A Per Channel
- Extended ESD Capability . . . 4000 V
- Direct Logic-Level Interface

# NC – No internal connection

SOURCE1

GND

GATE2


DRAIN2

### description

The TPIC5223L is a monolithic gate-protected logic-level power DMOS array that consists of two electrically isolated independent N-channel enhancement-mode DMOS transistors. Each transistor features integrated high-current zener diodes ( $Z_{CXa}$  and  $Z_{CXb}$ ) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k $\Omega$  resistor.

The TPIC5223L is offered in a standard eight-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature of  $-40^{\circ}$ C to  $125^{\circ}$ C.

### schematic



NOTE A: For correct operation, no terminal may be taken below GND.



### absolute maximum ratings over operating case temperature range (unless otherwise noted)<sup>†</sup>

Drain-to-source voltage, V <sub>DS</sub>	
Source-to-GND voltage	
Drain-to-GND voltage	
Gate-to-source voltage range, V <sub>GS</sub>	–9 V to 18 V
Continuous drain current, each output, T <sub>C</sub> = 25°C	1 A
Continuous source-to-drain diode current, $T_C = 25^{\circ}C$	1 A
Pulsed drain current, each output, I <sub>max</sub> , T <sub>C</sub> = 25°C (see Note 1 and Figure 15)	3 A
Continuous gate-to-source zener diode current, T <sub>C</sub> = 25°C	±50 mA
Pulsed gate-to-source zener-diode current, $T_C = 25^{\circ}C$	±500 mA
Single-pulse avalanche energy, E <sub>AS</sub> , T <sub>C</sub> = 25°C (see Figures 4 and 16)	108 mJ
Continuous total power dissipation, $T_C = 25^{\circ}C$ (see Figure 15)	0.95 W
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 150°C
Operating case temperature range, T <sub>C</sub>	
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



## TPIC5223L 2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL

POWER DMOS ARRAY SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

electrical characteristics,	s, T <sub>C</sub> = 25°C (unless otherwise noted	(k
-----------------------------	--	----

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNI
V(BR)DSX	Drain-to-source breakdown voltage	I <sub>D</sub> = 250 μA,	$V_{GS} = 0$	60			V
VGS(th)	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA, See Figure 5	V <sub>DS</sub> = V <sub>GS,</sub>	1.5	2.05	2.2	V
V(BR)GS	Gate-to-source breakdown voltage	I <sub>GS</sub> = 250 μA		18			V
V(BR)SG	Source-to-gate breakdown voltage	I <sub>SG</sub> = 250 μA		9			V
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND current = 250 μA		100			V
VDS(on)	Drain-to-source on-state voltage	I <sub>D</sub> = 1 A, See Notes 2 and 3	V <sub>GS</sub> = 5 V,		0.375	0.425	V
VF(SD)	Forward on-state voltage, source-to-drain	$I_S = 1 A$ , $V_{GS} = 0$ (Z1, Z2), See Notes 2 and 3 and Figure 12			0.85	1.2	V
VF	Forward on-state voltage, GND-to-drain	$I_D = 1 A (D1, D2),$ See Notes 2 and 3			3		V
	Zero-gate-voltage drain current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0	T <sub>C</sub> = 25°C		0.05	1	۵
IDSS			T <sub>C</sub> = 125°C		0.5	10	μA
IGSSF	Forward-gate current, drain short circuited to source	V <sub>GS</sub> = 15 V,	$V_{DS} = 0$		20	200	nA
IGSSR	Reverse-gate current, drain short circuited to source	V <sub>SG</sub> = 5 V,	$V_{DS} = 0$		10	100	nA
1	Leakage current, drain-to-GND	V <sub>DGND</sub> = 48 V	$T_C = 25^{\circ}C$		0.05	1	
likg		VDGND = 40 V	T <sub>C</sub> = 125°C		0.5	10	
	Static drain-to-source on-state resistance	$V_{GS} = 5 V$ , $I_D = 1 A$ , See Notes 2 and 3 and Figures 6 and 7	T <sub>C</sub> = 25°C		0.38	0.43	Ω
rDS(on)			T <sub>C</sub> = 125°C	0.61	0.61	0.65	22
9fs	Forward transconductance	V <sub>DS</sub> = 15 V, See Notes 2 and 3 a	I <sub>D</sub> = 500 mA, nd Figure 9	1.2	1.49		S
C <sub>iss</sub>	Short-circuit input capacitance, common source				150	190	
C <sub>oss</sub>	Short-circuit output capacitance, common source	V <sub>DS</sub> = 25 V,	$V_{GS} = 0,$		100	125	pF
C <sub>rss</sub>	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,	See Figure 11		40	50	P.

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

# source-to-drain and GND-to-drain diode characteristics, $T_C$ = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
	Poverse recovery time		V <sub>DS</sub> = 48 V,	Z1 and Z2		50		
	IS = 500 mA, VGS = 0,	D1 and D2		210		ns		
0.2.2	QRR Total diode charge	$V_{GS} = 0,$ di/dt = 100 A/µs, See Figures 1 and 14	$di/dt = 100 A/\mu s,$	Z1 and Z2		50		nC
			D1 and D2		800		nc	



## TPIC5223L 2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS043A - NOVEMBER 1994 - REVISED SEPTEMBER 1995

### resistive-load switching characteristics, T<sub>C</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d(on)</sub>	Turn-on delay time			34	70	
td(off)	Turn-off delay time	$V_{DD} = 25 V$ , $R_L = 50 \Omega$ , $t_{r1} = 10 ns$ , $t_{f1} = 10 ns$ , See Figure 2		20	40	ns
t <sub>r1</sub>	Rise time			28	55	
t <sub>f2</sub>	Fall time			15	30	
Qg	Total gate charge	$V_{DS} = 48 \text{ V},  I_D = 500 \text{ mA},  V_{GS} = 5 \text{ V},$ See Figure 3		3.1	3.8	
Qgs(th)	Threshold gate-to-source charge			0.5	0.6	nC
Q <sub>gd</sub>	Gate-to-drain charge			1.9	2.3	
LD	Internal drain inductance			5		nH
LS	Internal source inductance			5		
Rg	Internal gate resistance			0.25		Ω

#### thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		130		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		78.6		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		34		


NOTES: 4. Package mounted on an FR4\_printed-circuit board with no heatsink.

5. Package mounted on a 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board.

6. Package mounted in intimate contact with infinite heatsink.

7. All outputs with equal power

# PARAMETER MEASUREMENT INFORMATION



<sup>†</sup> I<sub>RM</sub> = maximum recovery current
<sup>‡</sup> The above waveform is representative of D1 and D2 in shape only.


Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



# 2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL

POWER DMOS ARRAY SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and jig capacitance.







Figure 3. Gate-Charge Test Circuit and Voltage Waveform




### TPIC5223L 2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS043A - NOVEMBER 1994 - REVISED SEPTEMBER 1995




### **TYPICAL CHARACTERISTICS**






### **TYPICAL CHARACTERISTICS**





### TPIC5223L 2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS043A - NOVEMBER 1994 - REVISED SEPTEMBER 1995


**TYPICAL CHARACTERISTICS** 





TPIC5223L 2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995


### THERMAL INFORMATION



† Less than 2% duty cycle


<sup>‡</sup> Device mounted in intimate contact with infinite heatsink. § Device mounted on FR4 printed-circuit board with no heatsink.

Figure 15





### THERMAL INFORMATION



D PACKAGE<sup>†</sup>

<sup>†</sup> Device mounted on 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board with no heatsink.

NOTE A:  $Z_{\Theta B}(t) = r(t) R_{\Theta JB}$ 

 $t_W$  = pulse duration icle time t,

$$t_{C}$$
 = cycle time  
d = duty cycle =

= duty cycle = 
$$t_W/t_C$$

Figure 17



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated