TPIC5323L 3-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

GND 8

SLIS044A - NOVEMBER 1994 - REVISED SEPTEMBER 1995

9 GATE3


 Low r_{DS(on)} 0.6 Ω Typ Voltage Output 60 V 		PACKAGE OP VIEW)
Input Protection Circuitry 18 V	DRAIN2 1	16 GATE1
Pulsed Current 3 A Per Channel	DRAIN2 2	E
Extended ESD Capability 4000 V	SOURCE2 3	14 SOURCE1
Direct Logic-Level Interface	SOURCE2 [4	13 DRAIN1
•	GATE2 🛛 5	12 DRAIN1
description	DRAIN3 🛛 6	11 SOURCE3
The TDIOCOCCI is a manualishin mate anatostad	DRAIN3 🛛 7	10 SOURCE3

The TPIC5323L is a monolithic gate-protected logic-level power DMOS array that consists of three electrically isolated independent N-channel

enhancement-mode DMOS transistors. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC5323L is offered in a standard 16-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature of -40° C to 125° C.

schematic



NOTE A: For correct operation, no terminal can be taken below GND.

TPIC5323L 3-CHANNEL INDEPENDENT GATE-PROTECTED

SLIS044A - NOVEMBER 1994 - REVISED SEPTEMBER 1995

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage	100 V
Drain-to-GND voltage	100 V
Gate-to-source voltage range, V _{GS}	–9 V to 18 V
Continuous drain current, each output, T _C = 25°C	1 A
Continuous source-to-drain diode current, T _C = 25°C	1 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	3 A
Continuous gate-to-source zener diode current, T _C = 25°C	$\dots \dots \pm 50 \text{ mA}$
Pulsed gate-to-source zener diode current, T _C = 25°C	$\dots \dots \pm 500 \text{ mA}$
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4 and 16)	22.5 mJ
Continuous total power dissipation, T _C = 25°C (see Figure 15)	1.09 W
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	\dots -40°C to 125°C
Storage temperature range, T _{stq}	\dots -65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



electrical characteristics, T_C = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V
V _{GS(th)}	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.8	2.2	٧
V _(BR) GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V _(BR) SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2, D3)	Drain-to-GND curren	t = 250 μA	100			٧
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 1 A, See Notes 2 and 3	V _{GS} = 5 V,		0.6	0.7	٧
VF(SD)	Forward on-state voltage, source-to-drain	I _S = 1 A, V _{GS} = 0 (Z1, Z2, Z3) See Notes 2 and 3 ar			0.9	1.1	٧
VF	Forward on-state voltage, GND-to-drain	I _D = 1 A (D1, D2, D3), See Notes 2 and 3			4		٧
1	Zoro goto voltago droin current	$V_{GS} = 0$ T_{C}	T _C = 25°C		0.05	10	
IDSS	Zero-gate-voltage drain current		T _C = 125°C		0.5		μΑ
IGSSF	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	$V_{DS} = 0$		20	200	nA
I _{GSSR}	Reverse-gate current, drain short circuited to source	$V_{SG} = 5 V$,	$V_{DS} = 0$		10	100	nA
lu	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 25°C		0.05	1	μA
likg	Leakage current, drain-to-OND	VDGND = 40 V	T _C = 125°C		0.5	10	μΑ
[DC(**)	Static drain-to-source on-state resistance	V _{GS} = 5 V, I _D = 1 A,	T _C = 25°C		0.6	0.65	Ω
rDS(on)	State drain to source on state resistance	See Notes 2 and 3	T _C = 125°C		0.85	0.9	32
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 ar	I _D = 500 mA, nd Figure 9	0.89	1.06		S
C _{iss}	Short-circuit input capacitance, common source				107	137	
Coss	Short-circuit output capacitance, common source	$V_{DS} = 25 V$,	$V_{GS} = 0$,		71	89	pF
C _{rss}	Short-circuit reverse transfer capacitance, common source	f = 1 MHz, See Figure 11			22	28	Pi

NOTES: 2. Technique should limit T_J – T_C to 10°C maximum.

source-to-drain and GND-to-drain diode characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
	Poverse recovery time		Z1, Z2, and Z3		75			
t _{rr} Reverse-recovery time I _S = 500 mA,	V _{DS} = 48 V, di/dt = 100 A/μs,	D1, D2, and D3		190		ns		
		V _{GS} = 0, di See Figures 1 and 14	$u/ut = 100 A/\mu s$,	Z1, Z2, and Z3		0.08		μC
^{QRR}				D1, D2, and D3		0.85		μΟ

^{3.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS044A - NOVEMBER 1994 - REVISED SEPTEMBER 1995

resistive-load switching characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _d (on)	Turn-on delay time			34	50	
td(off)	Turn-off delay time	$V_{DD} = 25 \text{ V}, R_L = 50 \ \Omega, t_{f1} = 10 \text{ ns}, $ 50 $t_{f1} = 10 \text{ ns}, \text{See Figure 2}$ 20	$V_{DD} = 25 \text{ V}, R_{I} = 50 \Omega, t_{r1} = 10 \text{ ns},$	70	no	
t _{r2}	Rise time			20	30	ns
t _{f2}	Fall time			15	25	
Qg	Total gate charge	$V_{DS} = 48 \text{ V}, I_{D} = 500 \text{ mA}, V_{GS} = 5 \text{ V},$ See Figure 3		2	2.45	
Q _{gs(th)}	Threshold gate-to-source charge			0.3	0.95	nC
Q _{gd}	Gate-to-drain charge			1.2	1.48	
LD	Internal drain inductance			5		ml I
LS	Internal source inductance			5		nΗ
Rg	Internal gate resistance			0.25		Ω


thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		115		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		64		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		33		

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.
5. Package mounted on a 24 in², 4-layer FR4 printed-circuit board.

- 6. Package mounted in intimate contact with infinite heatsink.
- 7. All outputs with equal power

PARAMETER MEASUREMENT INFORMATION




[†]I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



[‡]The above waveform is representative of D1, D2, and D3 in shape only.

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT

NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Waveform

PARAMETER MEASUREMENT INFORMATION



† Non-JEDEC symbol for avalanche time

NOTES: A. The pulse generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50 \Omega$.

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 3 \text{ A}$.

Energy test level is defined as $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 22.5 \text{ mJ}$, where $t_{av} = \text{avalanche time}$.

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS

vs JUNCTION TEMPERATURE 2.5 V_{GS(th)} - Gate-to-Source Threshold Voltage - V $V_{DS} = V_{GS}$ 2 $I_D = 1 \text{ mA}$ 1.5 $I_D = 100 \, \mu A$ 1 0.5 80 100 120 140 160 -40 -20 40 60 T_J - Junction Temperature - °C Figure 5

GATE-TO-SOURCE THRESHOLD VOLTAGE

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE





Figure 6





TYPICAL CHARACTERISTICS

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE **DRAIN CURRENT** 10 $T_J = 25^{\circ}C$ r DS(on) - Static Drain-to-Source On-State Resistance – Ω V_{GS} = 4.5 V $V_{GS} = 5 V$ 0.1 0.1 1 10 ID - Drain Current - A

Figure 7







TYPICAL CHARACTERISTICS




Figure 11

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE vs **GATE CHARGE** 60 12 $I_D = 500 \text{ mA}$ T_J = 25°C See Figure 3 50 VDS - Drain-to-Source Voltage - V 10 Gate-to-Source Voltage - V $V_{DD} = 20 \text{ V}$ 40 8 $V_{DD} = 30 V$ 30 6 20 4 $V_{DD} = 48 V$ 10 2 V_{DD} = 20 V 0 0 0.5 2 2.5 1.5 3 3.5 Q_q - Gate Charge - nC


Figure 13

SOURCE-TO-DRAIN DIODE CURRENT
VS
SOURCE-TO-DRAIN VOLTAGE


TJ = 125°C
TJ = 150°C
TJ = -40°C


VSD - Source-to-Drain Voltage - V

Figure 12




THERMAL INFORMATION





[‡] Device mounted in intimate contact with infinite heatsink.


Figure 15




[§] Device mounted on FR4 printed-circuit board with no heatsink.

THERMAL INFORMATION

D PACKAGE[†] JUNCTION-TO-BOARD THERMAL RESISTANCE





† Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink.

NOTE A: $Z_{\theta B}(t) = r(t) R_{\theta JB}$ t_W = pulse duration t_C = cycle time $d = duty cycle = t_W/t_C$

Figure 17



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated